中文
相关论文

相关论文: MINISA: Minimal Instruction Set Architecture for N…

200 篇论文

We propose MinVIS, a minimal video instance segmentation (VIS) framework that achieves state-of-the-art VIS performance with neither video-based architectures nor training procedures. By only training a query-based image instance…

计算机视觉与模式识别 · 计算机科学 2022-08-04 De-An Huang , Zhiding Yu , Anima Anandkumar

Attention-based large language models (LLMs) have transformed modern AI applications, but the quadratic cost of self-attention imposes significant compute and memory overhead. Dynamic sparsity (DS) attention mitigates this, yet its hardware…

机器学习 · 计算机科学 2025-12-09 Huizheng Wang , Hongbin Wang , Shaojun Wei , Yang Hu , Shouyi Yin

Low-precision formats have recently driven major breakthroughs in neural network (NN) training and inference by reducing the memory footprint of the NN models and improving the energy efficiency of the underlying hardware architectures.…

硬件体系结构 · 计算机科学 2024-10-28 Luca Bertaccini , Gianna Paulin , Tim Fischer , Stefan Mach , Luca Benini

We demonstrate an FPGA implementation of a parallel and reconfigurable architecture for sparse neural networks, capable of on-chip training and inference. The network connectivity uses pre-determined, structured sparsity to significantly…

分布式、并行与集群计算 · 计算机科学 2019-04-29 Sourya Dey , Diandian Chen , Zongyang Li , Souvik Kundu , Kuan-Wen Huang , Keith M. Chugg , Peter A. Beerel

With the rapid advancements of deep learning in recent years, hardware accelerators are continuously deployed in more and more safety-critical applications such as autonomous driving and robotics. While the accelerators are usually…

硬件体系结构 · 计算机科学 2023-08-31 Zuodong Zhang , Renjie Wei , Meng Li , Yibo Lin , Runsheng Wang , Ru Huang

The acceleration of pruned Deep Neural Networks (DNNs) on edge devices such as Microcontrollers (MCUs) is a challenging task, given the tight area- and power-constraints of these devices. In this work, we propose a three-fold contribution…

This article presents design techniques proposed for efficient hardware implementation of feedforward artificial neural networks (ANNs) under parallel and time-multiplexed architectures. To reduce their design complexity, after the weights…

硬件体系结构 · 计算机科学 2021-08-05 Mohammadreza Esmali Nojehdeh , Sajjad Parvin , Mustafa Altun

Transformers are considered one of the most important deep learning models since 2018, in part because it establishes state-of-the-art (SOTA) records and could potentially replace existing Deep Neural Networks (DNNs). Despite the remarkable…

机器学习 · 计算机科学 2022-08-23 Hongwu Peng , Shaoyi Huang , Shiyang Chen , Bingbing Li , Tong Geng , Ang Li , Weiwen Jiang , Wujie Wen , Jinbo Bi , Hang Liu , Caiwen Ding

We propose InCA, a lightweight method for transfer learning that cross-attends to any activation layer of a pre-trained model. During training, InCA uses a single forward pass to extract multiple activations, which are passed to external…

In stress field analysis, the finite element analysis is a crucial approach, in which the mesh-density has a significant impact on the results. High mesh density usually contributes authentic to simulation results but costs more computing…

计算工程、金融与科学 · 计算机科学 2021-04-20 Qingfeng Xu , Zhenguo Nie , Handing Xu , Haosu Zhou , Xinjun Liu

The rise of deep neural networks (DNNs) has driven an increased demand for computing power and memory. Modern DNNs exhibit high data volume variation (HDV) across tasks, which poses challenges for FPGA acceleration: conventional…

硬件体系结构 · 计算机科学 2025-04-08 Zifan He , Anderson Truong , Yingqi Cao , Jason Cong

Data-parallel applications, such as data analytics, machine learning, and scientific computing, are placing an ever-growing demand on floating-point operations per second on emerging systems. With increasing integration density, the quest…

硬件体系结构 · 计算机科学 2020-10-09 Florian Zaruba , Fabian Schuiki , Torsten Hoefler , Luca Benini

Mobile workloads incur heavy frontend stalls due to increasingly large code footprints as well as long repeat cycles. Existing instruction-prefetching techniques suffer from low coverage, poor timeliness, or high cost. We provide a SW/HW…

Edge AI deployment faces critical challenges balancing computational performance, energy efficiency, and resource constraints. This paper presents FPGA-accelerated RISC-V instruction set architecture (ISA) extensions for efficient neural…

硬件体系结构 · 计算机科学 2025-11-11 Arya Parameshwara , Santosh Hanamappa Mokashi

Adaptive batch size methods aim to accelerate neural network training, but existing approaches apply identical adaptation strategies across all architectures, assuming a one-size-fits-all solution. We introduce DEBA (Dynamic Efficient Batch…

机器学习 · 计算机科学 2025-11-07 François Belias , Naser Ezzati-Jivan , Foutse Khomh

Recently, foundation models based on Vision Transformers (ViTs) have become widely available. However, their fine-tuning process is highly resource-intensive, and it hinders their adoption in several edge or low-energy applications. To this…

计算机视觉与模式识别 · 计算机科学 2024-08-19 Alessio Devoto , Federico Alvetreti , Jary Pomponi , Paolo Di Lorenzo , Pasquale Minervini , Simone Scardapane

Attention-based neural networks have become pervasive in many AI tasks. Despite their excellent algorithmic performance, the use of the attention mechanism and feed-forward network (FFN) demands excessive computational and memory resources,…

To mitigate the memory constraints associated with fine-tuning large pre-trained models, existing parameter-efficient fine-tuning (PEFT) methods, such as LoRA, rely on low-rank updates. However, such updates fail to fully capture the rank…

机器学习 · 计算机科学 2026-05-12 Jingze Ge , Xue Geng , Yun Liu , Wanqi Dong , Wang Zhe Mark , Min Wu , Ngai-Man Cheung , Bharadwaj Veeravalli , Xulei Yang

Fast identification of new network attack patterns is crucial for improving network security. Nevertheless, identifying an ongoing attack in a heterogeneous network is a non-trivial task. Federated learning emerges as a solution to…

密码学与安全 · 计算机科学 2022-05-25 Helio N. Cunha Neto , Ivana Dusparic , Diogo M. F. Mattos , Natalia C. Fernandes

Convolution remains the most compute-intensive operation in AI acceleration, often constituting over 80-90% of the workload. Existing approaches in spatial architectures such as coarse-grained reconfigurable arrays (CGRAs) and…

硬件体系结构 · 计算机科学 2025-07-29 Md Rownak Hossain Chowdhury , Mostafizur Rahman