中文
相关论文

相关论文: DYNAMAP: Dynamic Algorithm Mapping Framework for L…

200 篇论文

Graph Neural Network (GNN) inference is used in many real-world applications. Data sparsity in GNN inference, including sparsity in the input graph and the GNN model, offer opportunities to further speed up inference. Also, many pruning…

分布式、并行与集群计算 · 计算机科学 2023-03-24 Bingyi Zhang , Viktor Prasanna

Dynamic graphs, featuring continuously updated vertices and edges, have grown in importance for numerous real-world applications. To accommodate this, graph frameworks, particularly their internal data structures, must support both…

数据结构与算法 · 计算机科学 2024-03-06 Abdullah Al Raqibul Islam , Dong Dai

Convolutional neural networks (CNNs) are revolutionizing machine learning, but they present significant computational challenges. Recently, many FPGA-based accelerators have been proposed to improve the performance and efficiency of CNNs.…

硬件体系结构 · 计算机科学 2018-04-13 Yongming Shen , Michael Ferdman , Peter Milder

Deep neural networks (DNN) have demonstrated effectiveness for various applications such as image processing, video segmentation, and speech recognition. Running state-of-the-art DNNs on current systems mostly relies on either…

神经与进化计算 · 计算机科学 2019-04-15 Mohsen Imani , Mohammad Samragh , Yeseong Kim , Saransh Gupta , Farinaz Koushanfar , Tajana Rosing

Deep learning applications have achieved great success in numerous real-world applications. Deep learning models, especially Convolution Neural Networks (CNN) are often prototyped using FPGA because it offers high power efficiency and…

机器学习 · 计算机科学 2022-02-22 Adewale Adeyemo , Travis Sandefur , Tolulope A. Odetola , Syed Rafay Hasan

Dataflow-based CNN accelerators on FPGAs achieve low latency and high throughput by mapping computations of each layer directly to corresponding hardware units. However, layers such as pooling and strided convolutions reduce the data at…

硬件体系结构 · 计算机科学 2026-03-11 Tobias Habermann , Martin Kumm

Convolutional neural network (CNN) dataflow inference accelerators implemented in Field Programmable Gate Arrays (FPGAs) have demonstrated increased energy efficiency and lower latency compared to CNN execution on CPUs or GPUs. However, the…

分布式、并行与集群计算 · 计算机科学 2020-03-30 Mairin Kroes , Lucian Petrica , Sorin Cotofana , Michaela Blott

Traditional computers with von Neumann architecture are unable to meet the latency and scalability challenges of Deep Neural Network (DNN) workloads. Various DNN accelerators based on Conventional compute Hardware Accelerator (CHA),…

硬件体系结构 · 计算机科学 2022-08-11 Tom Glint , Chandan Kumar Jha , Manu Awasthi , Joycee Mekie

Convolutional Neural Networks (CNNs) are widely used in deep learning applications, e.g. visual systems, robotics etc. However, existing software solutions are not efficient. Therefore, many hardware accelerators have been proposed…

机器学习 · 计算机科学 2021-09-08 Sasindu Wijeratne , Sandaruwan Jayaweera , Mahesh Dananjaya , Ajith Pasqual

The need to efficiently execute different Deep Neural Networks (DNNs) on the same computing platform, coupled with the requirement for easy scalability, makes Multi-Chip Module (MCM)-based accelerators a preferred design choice. Such an…

硬件体系结构 · 计算机科学 2024-08-26 Abhijit Das , Enrico Russo , Maurizio Palesi

Surveillance systems, autonomous vehicles, human monitoring systems, and video retrieval are just few of the many applications in which 3D Convolutional Neural Networks are exploited. However, their extensive use is restricted by their high…

硬件体系结构 · 计算机科学 2024-03-05 Petros Toupas , Christos-Savvas Bouganis , Dimitrios Tzovaras

We present a full-stack optimization framework for accelerating inference of CNNs (Convolutional Neural Networks) and validate the approach with field-programmable gate arrays (FPGA) implementations. By jointly optimizing CNN models,…

机器学习 · 计算机科学 2019-05-03 Bradley McDanel , Sai Qian Zhang , H. T. Kung , Xin Dong

Convolutional Neural Networks (CNNs) are rapidly gaining popularity in varied fields. Due to their increasingly deep and computationally heavy structures, it is difficult to deploy them on energy constrained mobile applications. Hardware…

分布式、并行与集群计算 · 计算机科学 2019-01-10 Akanksha Baranwal , Ishan Bansal , Roopal Nahar , K. Madhava Krishna

This paper presents a unified framework for codifying and automating optimization strategies to efficiently deploy deep neural networks (DNNs) on resource-constrained hardware, such as FPGAs, while maintaining high performance, accuracy,…

硬件体系结构 · 计算机科学 2026-02-11 Zhiqiang Que , Jose G. F. Coutinho , Ce Guo , Hongxiang Fan , Wayne Luk

Convolutional Neural Networks (CNNs) are currently adopted to solve an ever greater number of problems, ranging from speech recognition to image classification and segmentation. The large amount of processing required by CNNs calls for…

分布式、并行与集群计算 · 计算机科学 2018-06-06 Kamel Abdelouahab , Maxime Pelcat , Jocelyn Serot , François Berry

The paradigm shift towards local and on-device inference under stringent resource constraints is represented by the tiny machine learning (TinyML) domain. The primary goal of TinyML is to integrate intelligence into tiny, low-cost devices…

Convolutional Neural Network (CNN) based Deep Learning (DL) has achieved great progress in many real-life applications. Meanwhile, due to the complex model structures against strict latency and memory restriction, the implementation of CNN…

机器学习 · 计算机科学 2019-05-29 Weicheng Li , Rui Wang , Zhongzhi Luan , Di Huang , Zidong Du , Yunji Chen , Depei Qian

Convolutional neural networks (CNNs) have been widely employed in many applications such as image classification, video analysis and speech recognition. Being compute-intensive, CNN computations are mainly accelerated by GPUs with high…

硬件体系结构 · 计算机科学 2016-11-09 Dong Wang , Jianjing An , Ke Xu

Convolutional Neural Networks (CNNs) combine large amounts of parallelizable computation with frequent memory access. Field Programmable Gate Arrays (FPGAs) can achieve low latency and high throughput CNN inference by implementing dataflow…

硬件体系结构 · 计算机科学 2024-08-20 Mario Doumet , Marius Stan , Mathew Hall , Vaughn Betz

The design of DNN accelerators includes two key parts: HW resource configuration and mapping strategy. Intensive research has been conducted to optimize each of them independently. Unfortunately, optimizing for both together is extremely…

神经与进化计算 · 计算机科学 2022-01-28 Sheng-Chun Kao , Michael Pellauer , Angshuman Parashar , Tushar Krishna