中文
相关论文

相关论文: Marvel: A Data-centric Compiler for DNN Operators …

200 篇论文

This paper introduces a novel Dynamic Co-Optimization Compiler (DCOC), which employs an adaptive Multi-Agent Reinforcement Learning (MARL) framework to enhance the efficiency of mapping machine learning (ML) models, particularly Deep Neural…

机器学习 · 计算机科学 2025-02-25 Arya Fayyazi , Mehdi Kamal , Massoud Pedram

The energy and latency of an accelerator running a deep neural network (DNN) depend on how the computation and data movement are scheduled in the accelerator (i.e., mapping), and picking an optimal mapping is essential to achieve…

硬件体系结构 · 计算机科学 2026-05-05 Michael Gilbert , Tanner Andrulis , Vivienne Sze , Joel S. Emer

Along with the fast evolution of deep neural networks, the hardware system is also developing rapidly. As a promising solution achieving high scalability and low manufacturing cost, multi-accelerator systems widely exist in data centers,…

分布式、并行与集群计算 · 计算机科学 2023-07-25 Guan Shen , Jieru Zhao , Zeke Wang , Zhe Lin , Wenchao Ding , Chentao Wu , Quan Chen , Minyi Guo

The data partitioning and scheduling strategies used by DNN accelerators to leverage reuse and perform staging are known as dataflow, and they directly impact the performance and energy efficiency of DNN accelerator designs. An accelerator…

分布式、并行与集群计算 · 计算机科学 2020-05-12 Hyoukjun Kwon , Prasanth Chatarasi , Michael Pellauer , Angshuman Parashar , Vivek Sarkar , Tushar Krishna

Deep neural networks are a promising solution for applications that solve problems based on learning data sets. DNN accelerators solve the processing bottleneck as a domain-specific processor. Like other hardware solutions, there must be…

硬件体系结构 · 计算机科学 2022-11-08 Midia Reshadi , David Gregg

Memory is a critical design consideration in current data-intensive DNN accelerators, as it profoundly determines energy consumption, bandwidth requirements, and area costs. As DNN structures become more complex, a larger on-chip memory…

硬件体系结构 · 计算机科学 2024-02-02 Zhanhong Tan , Zijian Zhu , Kaisheng Ma

Analog computing based on memristor technology is a promising solution to accelerating the inference phase of deep neural networks (DNNs). A fundamental problem is to map an arbitrary matrix to a memristor crossbar array (MCA) while…

新兴技术 · 计算机科学 2019-11-28 Baogang Zhang , Necati Uysal , Deliang Fan , Rickard Ewetz

As Deep Learning continues to drive a variety of applications in edge and cloud data centers, there is a growing trend towards building large accelerators with several sub-accelerator cores/chiplets. This work looks at the problem of…

硬件体系结构 · 计算机科学 2022-01-28 Sheng-Chun Kao , Tushar Krishna

The need to efficiently execute different Deep Neural Networks (DNNs) on the same computing platform, coupled with the requirement for easy scalability, makes Multi-Chip Module (MCM)-based accelerators a preferred design choice. Such an…

硬件体系结构 · 计算机科学 2024-08-26 Abhijit Das , Enrico Russo , Maurizio Palesi

Specialized hardware accelerators have been extensively used for Deep Neural Networks (DNNs) to provide power/performance benefits. These accelerators contain specialized hardware that supports DNN operators, and scratchpad memory for…

机器学习 · 计算机科学 2023-12-01 Yi Li , Aarti Gupta , Sharad Malik

Large Language Models (LLMs) impose massive computational demands, driving the need for scalable multi-chiplet accelerators. However, existing mapping space exploration efforts for such accelerators primarily focus on traditional…

硬件体系结构 · 计算机科学 2026-04-02 Boyu Li , Zongwei Zhu , Yi Xiong , Qianyue Cao , Jiawei Geng , Xiaonan Zhang , Xi Li

Map Space Exploration is the problem of finding optimized mappings of a Deep Neural Network (DNN) model on an accelerator. It is known to be extremely computationally expensive, and there has been active research looking at both heuristics…

机器学习 · 计算机科学 2022-10-10 Sheng-Chun Kao , Angshuman Parashar , Po-An Tsai , Tushar Krishna

Recently, crossbar array based in-memory accelerators have been gaining interest due to their high throughput and energy efficiency. While software and compiler support for the in-memory accelerators has also been introduced, they are…

硬件体系结构 · 计算机科学 2025-01-14 Jihoon Park , Jeongin Choe , Dohyun Kim , Jae-Joon Kim

Heterogeneous MPSoCs comprise diverse processing units of varying compute capabilities. To date, the mapping strategies of neural networks (NNs) onto such systems are yet to exploit the full potential of processing parallelism, made…

分布式、并行与集群计算 · 计算机科学 2023-02-28 Halima Bouzidi , Mohanad Odema , Hamza Ouarnoughi , Smail Niar , Mohammad Abdullah Al Faruque

Deep Neural Networks (DNNs) have achieved remarkable success across various intelligent tasks but encounter performance and energy challenges in inference execution due to data movement bottlenecks. We introduce DataMaestro, a versatile and…

硬件体系结构 · 计算机科学 2025-09-22 Xiaoling Yi , Yunhao Deng , Ryan Antonio , Fanchen Kong , Guilherme Paim , Marian Verhelst

Deep neural networks (DNN) use a wide range of network topologies to achieve high accuracy within diverse applications. This model diversity makes it impossible to identify a single "dataflow" (execution schedule) to perform optimally…

硬件体系结构 · 计算机科学 2024-06-24 Man Shi , Steven Colleman , Charlotte VanDeMieroop , Antony Joseph , Maurice Meijer , Wim Dehaene , Marian Verhelst

Deep Neural Networks (DNNs) have already become a crucial computational approach to revealing the spatial patterns in the human brain; however, there are three major shortcomings in utilizing DNNs to detect the spatial patterns in…

机器学习 · 计算机科学 2022-05-26 Wei Zhang , Yu Bao

In-memory computing (IMC) with non-volatile memories (NVMs) has emerged as a promising approach to address the rapidly growing computational demands of Deep Neural Networks (DNNs). Mapping DNN layers spatially onto NVM-based IMC…

硬件体系结构 · 计算机科学 2023-12-07 Abinand Nallathambi , Christin David Bose , Wilfried Haensch , Anand Raghunathan

The inherent diversity of computation types within the deep neural network (DNN) models often requires a variety of specialized units in hardware processors, which limits computational efficiency, increasing both inference latency and power…

机器学习 · 计算机科学 2024-08-21 Ruiqi Sun , Siwei Ye , Jie Zhao , Xin He , Jianzhe Lin , Yiran Li , An Zou

Energy efficiency and memory footprint of a convolutional neural network (CNN) implemented on a CNN inference accelerator depend on many factors, including a weight quantization strategy (i.e., data types and bit-widths) and mapping (i.e.,…

硬件体系结构 · 计算机科学 2025-07-23 Jan Klhufek , Miroslav Safar , Vojtech Mrazek , Zdenek Vasicek , Lukas Sekanina
‹ 上一页 1 2 3 10 下一页 ›