中文
相关论文

相关论文: Queue Management in Network Processors

200 篇论文

We are interested in unicast traffic over wireless networks that employ constructive inter-session network coding, including single-hop and multi-hop schemes. In this setting, TCP flows do not fully exploit the network coding opportunities…

网络与互联网体系结构 · 计算机科学 2010-10-05 Hulya Seferoglu , Athina Markopoulou

Memory tiering has received wide adoption in recent years as an effective solution to address the increasing memory demands of memory-intensive workloads. However, existing tiered memory systems often fail to meet service-level objectives…

操作系统 · 计算机科学 2024-12-13 Jiaheng Lu , Yiwen Zhang , Hasan Al Maruf , Minseo Park , Yunxuan Tang , Fan Lai , Mosharaf Chowdhury

Along with the development of AI democratization, the machine learning approach, in particular neural networks, has been applied to wide-range applications. In different application scenarios, the neural network will be accelerated on the…

量子物理 · 物理学 2020-12-21 Weiwen Jiang , Jinjun Xiong , Yiyu Shi

Neuroimaging datasets are rapidly growing in size as a result of advancements in image acquisition methods, open-science and data sharing. However, the adoption of Big Data processing strategies by neuroimaging processing engines remains…

分布式、并行与集群计算 · 计算机科学 2019-04-04 Valérie Hayot-Sasson , Shawn T Brown , Tristan Glatard

Recently we have shown that an architecture based on resistive processing unit (RPU) devices has potential to achieve significant acceleration in deep neural network (DNN) training compared to today's software-based DNN implementations…

新兴技术 · 计算机科学 2017-10-27 Seyoung Kim , Tayfun Gokmen , Hyung-Min Lee , Wilfried E. Haensch

Modern data-driven applications expose limitations of von Neumann architectures - extensive data movement, low throughput, and poor energy efficiency. Accelerators improve performance but lack flexibility and require data transfers.…

硬件体系结构 · 计算机科学 2025-04-09 Vincenzo Petrolo , Flavia Guella , Michele Caon , Pasquale Davide Schiavone , Guido Masera , Maurizio Martina

Integrated CPU-GPU architecture provides excellent acceleration capabilities for data parallel applications on embedded platforms while meeting the size, weight and power (SWaP) requirements. However, sharing of main memory between CPU…

性能 · 计算机科学 2018-04-30 Waqar Ali , Heechul Yun

Quantum computing is performed on Noisy Intermediate-Scale Quantum (NISQ) hardware in the short term. Only small circuits can be executed reliably on a quantum machine due to the unavoidable noisy quantum operations on NISQ devices, leading…

硬件体系结构 · 计算机科学 2021-12-02 Siyuan Niu , Aida Todri-Sanial

The use of quantum processing units (QPUs) promises speed-ups for solving computational problems. Yet, current devices are limited by the number of qubits and suffer from significant imperfections, which prevents achieving quantum…

量子物理 · 物理学 2023-06-08 Hila Safi , Karen Wintersperger , Wolfgang Mauerer

The huge demand for computation in artificial intelligence (AI) is driving unparalleled investments in hardware and software systems for AI. This leads to an explosion in the number of specialized hardware devices, which are now offered by…

This paper reveals that locking can significantly degrade the performance of applications on disaggregated memory (DM), sometimes by several orders of magnitude, due to contention on the NICs of memory nodes (MN-NICs). To address this…

分布式、并行与集群计算 · 计算机科学 2025-05-26 Hanze Zhang , Ke Cheng , Rong Chen , Xingda Wei , Haibo Chen

With the rising number of distributed computer systems, from microservice web applications to IoT platforms, the question of reliable communication between different parts of the aforementioned systems is becoming increasingly important. As…

分布式、并行与集群计算 · 计算机科学 2024-10-28 Veljko Maksimovic , Milos Simic , Milan Stojkov , Miroslav Zaric

Graphics Processing Units (GPUs) consisting of Streaming Multiprocessors (SMs) achieve high throughput by running a large number of threads and context switching among them to hide execution latencies. The number of thread blocks, and hence…

硬件体系结构 · 计算机科学 2015-06-08 Vishwesh Jatala , Jayvant Anantpur , Amey Karkare

The increasing prevalence and growing size of data in modern applications have led to high costs for computation in traditional processor-centric computing systems. Moving large volumes of data between memory devices (e.g., DRAM) and…

硬件体系结构 · 计算机科学 2022-06-01 Geraldo F. Oliveira , Juan Gómez-Luna , Saugata Ghose , Onur Mutlu

Efficient on-device neural network (NN) inference offers predictable latency, improved privacy and reliability, and lower operating costs for vendors than cloud-based inference. This has sparked recent development of microcontroller-scale…

机器学习 · 计算机科学 2025-11-03 Josh Millar , Yushan Huang , Sarab Sethi , Hamed Haddadi , Anil Madhavapeddy

Learning problems involving quantum data are natural candidates for demonstrating an advantage in quantum machine learning. Recent results indicate that, for certain tasks and under noiseless conditions, coherent processing of quantum data…

Real-world applications are now processing big-data sets, often bottlenecked by the data movement between the compute units and the main memory. Near-memory computing (NMC), a modern data-centric computational paradigm, can alleviate these…

硬件体系结构 · 计算机科学 2021-06-30 Stefano Corda , Madhurya Kumaraswamy , Ahsan Javed Awan , Roel Jordans , Akash Kumar , Henk Corporaal

Data analytics systems commonly utilize in-memory query processing techniques to achieve better throughput and lower latency. Modern computers increasingly rely on Non-Uniform Memory Access (NUMA) architectures in order to achieve…

数据库 · 计算机科学 2020-01-28 Puya Memarzia , Suprio Ray , Virendra C Bhavsar

The paper considers the problem of scheduling software modules on a multi-core processor, taking into account the limited bandwidth of the data bus and the precedence constraints. Two problem formulations with different levels of…

分布式、并行与集群计算 · 计算机科学 2020-11-02 Anton V. Eremeev , Anton A. Malakhov , Maxim A. Sakhno , Maria Y. Sosnovskaya

Quantum many-core processors are envisioned as the ultimate solution for the scalability of quantum computers. Based upon Noisy Intermediate-Scale Quantum (NISQ) chips interconnected in a sort of quantum intranet, they enable large…