LLM Assisted Verification Assertion Generation: Challenges and Future Directions
摘要
Assertion-based Verification (ABV) plays a critical role in the Design Verification (DV) process. However, ABV requires substantial manual effort in generating assertion from specification by verification engineers, making it a time-consuming stage in the chip design flow. With the recent development of Large Language Models (LLMs), researchers have started exploring their use as an assistance in the ABV process, particularly for generating SystemVerilog Assertions (SVAs) from design specification. In this paper, we provide an overview of recent works, highlighting the different methods used to generate SVAs. In particular, we investigate LLM-based SVA generation and ask a central question: How can LLM-based assertion generation be made systematic and quality-aware? While addressing this key question, we provide Key Takeaways at the end of each challenge, summarizing the important methodological insights, and also provide guidelines and directions in solving those challenges that can help generate a high-quality set of assertions using LLMs.
引用
@article{arxiv.2607.07444,
title = {LLM Assisted Verification Assertion Generation: Challenges and Future Directions},
author = {Bhabesh Mali and Chandan Karfa},
journal= {arXiv preprint arXiv:2607.07444},
year = {2026}
}
备注
The paper contains a series of guidelines to generate SystemVerilog assertions using LLM