English
Related papers

Related papers: Reducing End-to-End Latency of Cause-Effect Chains…

200 papers

Mixed-Criticality (MC) systems consolidate multiple functionalities with different criticalities onto a single hardware platform. Such systems improve the overall resource utilization while guaranteeing resources to critical tasks. In this…

Operating Systems · Computer Science 2020-03-13 Saravanan Ramanathan , Arvind Easwaran

Real-time systems are intrinsic components of many pivotal applications, such as self-driving vehicles, aerospace and defense systems. The trend in these applications is to incorporate multiple tasks onto fewer, more powerful hardware…

Operating Systems · Computer Science 2024-10-03 V. Gabriel Moyano , Zain A. H. Hammadeh , Selma Saidi , Daniel Lüdtke

Concerns regarding the scalability of the inter-domain routing have encouraged researchers to start elaborating a more robust Internet architecture. While consensus on the exact form of the solution is yet to be found, the need for a…

Networking and Internet Architecture · Computer Science 2013-12-09 Florin Coras , Jordi Domingo-Pascual , Darrel Lewis , Albert Cabellos-Aparicio

Causal inference is a fundamental research topic for discovering the cause-effect relationships in many disciplines. However, not all algorithms are equally well-suited for a given dataset. For instance, some approaches may only be able to…

Machine Learning · Computer Science 2024-03-11 Zhipeng Ma , Marco Kemmerling , Daniel Buschmann , Chrismarie Enslin , Daniel Lütticke , Robert H. Schmitt

Estimating worst-case execution times (WCET) is an important activity at early design stages of real-time systems. Based on WCET estimates, engineers make design and implementation decisions to ensure that task executions always complete…

Software Engineering · Computer Science 2023-08-14 Jaekwon Lee , Seung Yeob Shin , Shiva Nejati , Lionel C. Briand , Yago Isasi Parache

Worst-Case Execution Time (WCET) is a key component for the verification of critical real-time applications. Yet, even the simplest microprocessors implement pipelines with concurrently-accessed resources, such as the memory bus shared by…

Systems and Control · Electrical Eng. & Systems 2022-07-18 Zhenyu Bai , Hugues Cassé , Thomas Carle , Christine Rochange

Major chip manufacturers have all introduced multicore microprocessors. Multi-socket systems built from these processors are used for running various server applications. Depending on the application, remote cache-to-cache transfers can…

Distributed, Parallel, and Cluster Computing · Computer Science 2019-09-23 Suryanarayana Murthy Durbhakula

Conventional cache models are not suited for real-time parallel processing because tasks may flush each other's data out of the cache in an unpredictable manner. In this way the system is not compositional so the overall performance is…

Hardware Architecture · Computer Science 2011-11-09 A. M. Molnos , M. J. M. Heijligers , S. D. Cotofana , J. T. J. Van Eijndhoven

Given a program and a time deadline, does the program finish before the deadline when executed on a given platform? With the requirement to produce a test case when such a violation can occur, we refer to this problem as the worst-case…

Programming Languages · Computer Science 2015-06-22 Daniel Bundala , Sanjit A. Seshia

Caches are used to reduce the speed differential between the CPU and memory to improve the performance of modern processors. However, attackers can use contention-based cache timing attacks to steal sensitive information from victim…

Cryptography and Security · Computer Science 2024-06-13 Quancheng Wang , Xige Zhang , Han Wang , Yuzhe Gu , Ming Tang

Mixed-criticality real-time scheduling has been developed to improve resource utilization while guaranteeing safe execution of critical applications. These studies use optimistic resource reservation for all the applications to improve…

Operating Systems · Computer Science 2020-04-07 Xiaozhe Gu , Arvind Easwaran , Kieu-My Phan , Insik Shin

Debugging performance anomalies in real-world databases is challenging. Causal inference techniques enable qualitative and quantitative root cause analysis of performance downgrade. Nevertheless, causality analysis is practically…

Databases · Computer Science 2023-09-15 Zhenlan Ji , Pingchuan Ma , Shuai Wang

The rapid growth of data volume and the accompanying congestion problems over the wireless networks have been critical issues to content providers. A novel technique, termed as coded cache, is proposed to relieve the burden. Through…

Networking and Internet Architecture · Computer Science 2015-04-08 Wei Huang , Sinong Wang , Lianghui Ding , Feng Yang , Wenjun Zhang

The balance metric is a simple approach to estimate the performance of bandwidth-limited loop kernels. However, applying the method to in-cache situations and modern multi-core architectures yields unsatisfactory results. This paper…

Performance · Computer Science 2009-10-27 Jan Treibig , Georg Hager , Gerhard Wellein

Job submissions of parallel applications to production supercomputer systems will have to be carefully tuned in terms of the job submission parameters to obtain minimum response times. In this work, we have developed an end-to-end resource…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-08-20 Swetha Hariharan , Prakash Murali , Abhishek Pasari , Sathish Vadhiyar

Performance evaluation of caching systems is an old and widely investigated research topic. The research community is once again actively working on this topic because the Internet is evolving towards new transfer modes, which envisage to…

Networking and Internet Architecture · Computer Science 2013-09-04 G. Bianchi , N. Blefari Melazzi , A. Caponi , A. Detti

Multi-threaded applications are capable of exploiting the full potential of many-core systems. However, Network-on-Chip (NoC) based inter-core communication in many-core systems is responsible for 60-75% of the miss latency experienced by…

Hardware Architecture · Computer Science 2021-01-05 Abhijit Das , John Jose , Prabhat Mishra

Side-channel attacks have become prominent attack surfaces in cyberspace. Attackers use the side information generated by the system while performing a task. Among the various side-channel attacks, cache side-channel attacks are leading as…

Cryptography and Security · Computer Science 2023-12-19 Ankit Pulkit , Smita Naval , Vijay Laxmi

The safety of our day-to-day life depends crucially on the correct functioning of embedded software systems which control the functioning of more and more technical devices. Many of these software systems are time-critical. Hence,…

Programming Languages · Computer Science 2009-03-13 Adrian Prantl , Jens Knoop , Markus Schordan , Markus Triska

Recently, there has been an increasing interest in end-to-end speech recognition that directly transcribes speech to text without any predefined alignments. One approach is the attention-based encoder-decoder framework that learns a mapping…

Computation and Language · Computer Science 2017-02-02 Suyoun Kim , Takaaki Hori , Shinji Watanabe