English
Related papers

Related papers: Reducing End-to-End Latency of Cause-Effect Chains…

200 papers

Major chip manufacturers have all introduced multicore microprocessors. Multi-socket systems built from these processors are used for running various server applications. However to the best of our knowledge current commercial operating…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-10-24 Suryanarayana Murthy Durbhakula

The dynamic adaptation of resource levels enables the system to enhance energy efficiency while maintaining the necessary computational resources, particularly in scenarios where workloads fluctuate significantly over time. The proposed…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-10-14 Said Muhammad , Lahlou Laaziz , Nadjia Kara , Phat Tan Nguyen , Timothy Murphy

Multi-core architectures feature an intricate hierarchy of cache memories, with multiple levels and sizes. To adequately decompose an application according to the traits of a particular memory hierarchy is a cumbersome task that may be…

Distributed, Parallel, and Cluster Computing · Computer Science 2015-11-20 Hervé Paulino , Nuno Delgado

Cache persistence analysis is an important part of worst-case execution time (WCET) analysis. It has been extensively studied in the past twenty years. Despite these efforts, all existing persistence analyses are approximative in the sense…

Programming Languages · Computer Science 2025-07-22 Gregory Stock , Sebastian Hahn , Jan Reineke

The detection of sequential patterns in data is a basic functionality of modern data processing systems for complex event processing (CEP), OLAP, and retrieval-augmented generation (RAG). In practice, pattern matching is challenging, since…

Databases · Computer Science 2025-11-07 Cong Yu , Tuo Shi , Matthias Weidlich , Bo Zhao

In this paper, we focus on modelling the timing aspects of binary programs running on architectures featuring caches and pipelines. The objective is to obtain a timed automaton model to compute tight bounds for the worst-case execution time…

Formal Languages and Automata Theory · Computer Science 2015-11-16 Franck Cassez , Pablo González de Aledo Marugán

Caching at the base stations (BSs) has been widely adopted to reduce the delivery delay and alleviate the backhaul traffic between BSs and the core network. In this paper, we consider a collaborative content caching scheme among BSs in…

Information Theory · Computer Science 2016-05-04 Yaping Sun , Zhiyong Chen , Hui Liu

Detecting and resolving violations of temporal constraints in real-time systems is both, time-consuming and resource-intensive, particularly in complex software environments. Measurement-based approaches are widely used during development,…

Operating Systems · Computer Science 2025-07-31 Benno Bielmeier , Ralf Ramsauer , Takahiro Yoshida , Wolfgang Mauerer

Cache prefetcher greatly eliminates compulsory cache misses, by fetching data from slower memory to faster cache before it is actually required by processors. Sophisticated prefetchers predict next use cache line by repeating program's…

Hardware Architecture · Computer Science 2017-12-05 Haoyuan Wang , Zhiwei Luo

In cloud-based endpoint auditing, security administrators often rely on the cloud to perform causality analysis over log-derived versioned provenance graphs to investigate suspicious attack behaviors. However, the cloud may be distrusted or…

Cryptography and Security · Computer Science 2026-03-17 Qiyang Song , Qihang Zhou , Xiaoqi Jia , Zhenyu Song , Wenbo Jiang , Heqing Huang , Yong Liu , Dan Meng

Modern multicore processors are employing large last-level caches, for example Intel's E7-8800 processor uses 24MB L3 cache. Further, with each CMOS technology generation, leakage energy has been dramatically increasing and hence, leakage…

Hardware Architecture · Computer Science 2013-10-17 Sparsh Mittal

Advancements in multi-core have created interest among many research groups in finding out ways to harness the true power of processor cores. Recent research suggests that on-board component such as cache memory plays a crucial role in…

Hardware Architecture · Computer Science 2011-11-15 N. Ramasubramanian , Srinivas V. V. , N. Ammasai Gounden

Closed-loop performance of sequential decision making algorithms, such as model predictive control, depends strongly on the choice of controller parameters. Bayesian optimization allows learning of parameters from closed-loop experiments,…

Systems and Control · Electrical Eng. & Systems 2025-11-18 Sebastian Hirt , Lukas Theiner , Rolf Findeisen

This paper considers a two-hop network architecture known as a combination network, where a layer of relay nodes connects a server to a set of end users. In particular, a new model is investigated where the intermediate relays employ caches…

Information Theory · Computer Science 2017-12-14 Ahmed A. Zewail , Aylin Yener

Recent years have witnessed an exponential growth of mobile data traffic, which may lead to a serious traffic burn on the wireless networks and considerable power consumption. Network densification and edge caching are effective approaches…

Information Theory · Computer Science 2019-04-25 Xiongwei Wu , Qiang Li , Xiuhua Li , Victor C. M. Leung , P. C. Ching

In this paper we introduce a framework for computing upper bounds yet accurate WCET for hardware platforms with caches and pipelines. The methodology we propose consists of 3 steps: 1) given a program to analyse, compute an equivalent…

Software Engineering · Computer Science 2010-06-11 Franck Cassez

High load latency that results from deep cache hierarchies and relatively slow main memory is an important limiter of single-thread performance. Data prefetch helps reduce this latency by fetching data up the hierarchy before it is…

Hardware Architecture · Computer Science 2021-03-30 Majid Jalili , Mattan Erez

In this paper, we jointly consider communication, caching and computation in a multi-user cache-assisted mobile edge computing (MEC) system, consisting of one base station (BS) of caching and computing capabilities and multiple users with…

Information Theory · Computer Science 2017-08-17 Ying Cui , Wen He , Chun Ni , Chengjun Guo , Zhi Liu

Network slicing in 5G and the future 6G networks will enable the creation of multiple virtualized networks on a shared physical infrastructure. This innovative approach enables the provision of tailored networks to accommodate specific…

Cryptography and Security · Computer Science 2024-09-18 Wei Shao , Chandra Thapa , Rayne Holland , Sarah Ali Siddiqui , Seyit Camtepe

In medical practice, treatments are selected based on the expected causal effects on patient outcomes. Here, the gold standard for estimating causal effects are randomized controlled trials; however, such trials are costly and sometimes…

Machine Learning · Statistics 2023-01-24 Dennis Frauen , Tobias Hatt , Valentyn Melnychuk , Stefan Feuerriegel
‹ Prev 1 3 4 5 6 7 10 Next ›