English
Related papers

Related papers: ChipletPart: Cost-Aware Partitioning for 2.5D Syst…

200 papers

With the increasing prevalence of chiplet systems in high-performance computing applications, the number of design options has increased dramatically. Instead of chips defaulting to a single die design, now there are options for 2.5D and 3D…

Hardware Architecture · Computer Science 2025-03-21 Alexander Graening , Jonti Talukdar , Saptadeep Pal , Krishnendu Chakrabarty , Puneet Gupta

The chiplet-based System-in-Package~(SiP) technology enables more design flexibility via various inter-chiplet connection and heterogeneous integration. However, it is not known how to convert such flexibility into cost efficiency, which is…

Hardware Architecture · Computer Science 2022-06-16 Tianqi Tang , Yuan Xie

A chiplet is an integrated circuit that encompasses a well-defined subset of an overall system's functionality. In contrast to traditional monolithic system-on-chips (SoCs), chiplet-based architecture can reduce costs and increase…

Hardware Architecture · Computer Science 2023-12-12 Shixin Chen , Shanyi Li , Zhen Zhuang , Su Zheng , Zheng Liang , Tsung-Yi Ho , Bei Yu , Alberto L. Sangiovanni-Vincentelli

Enhancing performance while reducing costs is the fundamental design philosophy of integrated circuits (ICs). With advancements in packaging technology, interposer-based chiplet architecture has emerged as a promising solution. Chiplet…

Hardware Architecture · Computer Science 2024-11-08 Shixin Chen , Hengyuan Zhang , Zichao Ling , Jianwang Zhai , Bei Yu

2.5D integration technology is gaining traction as it copes with the exponentially growing design cost of modern integrated circuits. A crucial part of a 2.5D stacked chip is a low-latency and high-throughput inter-chiplet interconnect…

Hardware Architecture · Computer Science 2025-02-07 Patrick Iff , Benigna Bruggmann , Maciej Besta , Luca Benini , Torsten Hoefler

Chiplet-based architectures and advanced packaging has emerged as transformative approaches in semiconductor design. While conventional physical design for 2.5D heterogeneous systems typically prioritizes wirelength reduction through tight…

Fast-evolving artificial intelligence (AI) algorithms such as large language models have been driving the ever-increasing computing demands in today's data centers. Heterogeneous computing with domain-specific architectures (DSAs) brings…

Hardware Architecture · Computer Science 2024-03-06 Zhuoping Yang , Shixin Ji , Xingzhen Chen , Jinming Zhuang , Weifeng Zhang , Dharmesh Jani , Peipei Zhou

2.5D integration is an important technique to tackle the growing cost of manufacturing chips in advanced technology nodes. This poses the challenge of providing high-performance inter-chiplet interconnects (ICIs). As the number of chiplets…

Hardware Architecture · Computer Science 2023-10-10 Patrick Iff , Maciej Besta , Matheus Cavalcante , Tim Fischer , Luca Benini , Torsten Hoefler

Industry is moving towards large-scale systems where processor cores, memories, accelerators, etc.\ are bundled via 2.5D integration. These various components are fabricated separately as chiplets and then integrated using an interconnect…

Hardware Architecture · Computer Science 2022-01-10 Gino Chacon , Tapojyoti Mandal , Johann Knechtel , Ozgur Sinanoglu , Paul Gratz , Vassos Soteriou

Chiplets are modular integrated circuits that can be combined to form a larger system, offering flexibility and performance enhancements. However, their dense packing often leads to significant thermal management challenges, requiring…

Computational Physics · Physics 2025-02-25 Giuseppe Romano , Aakrati Jain , Nima Dehmamy , Cheng Chi , Xin Zhang

Dedicated, after acceptance and publication, in memory of the late Vassos Soteriou. For the first time, we leverage the 2.5D interposer technology to establish system-level security in the face of hardware- and software-centric adversaries.…

Cryptography and Security · Computer Science 2020-10-01 Mohammed Nabeel , Mohammed Ashraf , Satwik Patnaik , Vassos Soteriou , Ozgur Sinanoglu , Johann Knechtel

Vision Transformers (ViTs) have established new performance benchmarks in vision tasks such as image recognition and object detection. However, these advancements come with significant demands for memory and computational resources,…

Hardware Architecture · Computer Science 2026-02-10 Cong Wang , Zexin Fu , Jiayi Huang , Shanshi Huang

Rising demand in AI and automotive applications is accelerating 2.5D IC adoption, with multiple chiplets tightly placed to enable high-speed interconnects and heterogeneous integration. As chiplet counts grow, traditional placement tools,…

Numerical Analysis · Mathematics 2025-11-24 Qipan Wang , Tianxiang Zhu , Tianyu Jia , Yibo Lin , Runsheng Wang , Ru Huang

Advanced packaging offers a new design paradigm in the post-Moore era, where many small chiplets can be assembled into a large system. Based on heterogeneous integration, a chiplet-based accelerator can be highly specialized for a specific…

Hardware Architecture · Computer Science 2024-04-16 Xiaochen Hao , Zijian Ding , Jieming Yin , Yuan Wang , Yun Liang

Multi-FPGA systems (MFS) are widely adopted for VLSI emulation and rapid prototyping. In an MFS, FPGAs connect only to a limited number of neighbors through bandwidth-constrained links, so inter-FPGA communication cost depends on network…

Hardware Architecture · Computer Science 2026-04-02 Zizhuo Fu , Yifan Zhou , Zhaoxin Lu , Guangyu Sun , Runsheng Wang , Meng Li , Yibo Lin

Achieving high performance, energy efficiency, and cost-effectiveness while maintaining architectural flexibility is a critical challenge in the development and deployment of edge AI devices. Monolithic SoC designs struggle with this…

Hardware Architecture · Computer Science 2026-04-08 Suhas Suresh Bharadwaj , Prerana Ramkumar

This paper focuses on the simulation of multi-die System-on-Chip (SoC) architectures using VisualSim, emphasizing chiplet-based system modeling and performance analysis. Chiplet technology presents a promising alternative to traditional…

Hardware Architecture · Computer Science 2025-11-04 Wajid Ali , Ayaz Akram , Deepak Shankar

The scaling of advanced packaging technologies provides abundant interconnection resources for 2.5D/3D heterogeneous integration (HI), thereby enabling the construction of larger-scale VLSI systems with higher energy efficiency in data…

Hardware Architecture · Computer Science 2025-11-26 Emad Haque , Pragnya Sudershan Nalla , Jeff Zhang , Sachin S. Sapatnekar , Chaitali Chakrabarti , Yu Cao

Rapidly evolving artificial intelligence and machine learning applications require ever-increasing computational capabilities, while monolithic 2D design technologies approach their limits. Heterogeneous integration of smaller chiplets…

As semiconductor manufacturing advances from the 3-nm process toward the sub-nanometer regime and transitions from FinFETs to gate-all-around field-effect transistors (GAAFETs), the resulting complexity and manufacturing challenges continue…

‹ Prev 1 2 3 10 Next ›