English
Related papers

Related papers: Towards Fast, Adaptive, and Hardware-Assisted User…

200 papers

The emerging edge-hub-cloud paradigm has enabled the development of innovative latency-critical cyber-physical applications in the edge-cloud continuum. However, this paradigm poses multiple challenges due to the heterogeneity of the…

Networking and Internet Architecture · Computer Science 2025-11-18 Andreas Kouloumpris , Georgios L. Stavrinides , Maria K. Michael , Theocharis Theocharides

Serving Large Language Models (LLMs) in production faces significant challenges from highly variable request patterns and severe resource fragmentation in serverless clusters. Current systems rely on static pipeline configurations that…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-05-12 Yanying Lin , Shijie Peng , Chengzhi Lu , Chengzhong Xu , Kejiang Ye

Most of the previous works on data flow optimizations for Machine Learning hardware accelerators try to find algorithmic re-factorization such as loop-reordering and loop-tiling. However, the analysis and information they provide are still…

Hardware Architecture · Computer Science 2021-12-21 Vincent Tableau Roche , Purushotham Murugappa Velayuthan

The demand for efficient machine learning (ML) accelerators is growing rapidly, driving the development of novel computing concepts such as resistive random access memory (RRAM)-based tiled computing-in-memory (CIM) architectures. CIM…

Hardware Architecture · Computer Science 2024-01-18 Rebecca Pelke , Jose Cubero-Cascante , Nils Bosbach , Felix Staudigl , Rainer Leupers , Jan Moritz Joseph

Scaling up hardware systems has become an important tactic for improving performance as Moore's law fades. Unfortunately, simulations of large hardware systems are often a design bottleneck due to slow throughput and long build times. In…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-07-31 Steven Herbst , Noah Moroze , Edgar Iglesias , Andreas Olofsson

Latency Based Tiling provides a systems based approach to deriving approximate tiling solution that maximizes locality while maintaining a fast compile time. The method uses triangular loops to characterize miss ratio scaling of a machine…

Programming Languages · Computer Science 2025-10-21 Jack Cashman

Production scheduling is highly susceptible to dynamic disruptions, such as variations in processing times, machine availability, and unexpected task insertions. Conventional approaches typically rely on event-specific models and explicit…

Artificial Intelligence · Computer Science 2026-01-16 Lixiang Zhang , Chenggong Zhao , Qing Gao , Xiaoke Zhao , Gengyi Bai , Jinhu Lv

In Real-time system, utilization based schedulability test is a common approach to determine whether or not tasks can be admitted without violating deadline requirements. The exact problem has previously been proven intractable even upon…

Software Engineering · Computer Science 2011-01-11 Jagbeer Singh

Large language model (LLM) inference serving systems are essential to various LLM-based applications. As demand for LLM services continues to grow, scaling these systems to handle high request rates while meeting latency Service-Level…

Machine Learning · Computer Science 2025-04-11 Shihong Gao , Xin Zhang , Yanyan Shen , Lei Chen

Distributed storage systems are known to be susceptible to long tails in response time. In modern online storage systems such as Bing, Facebook, and Amazon, the long tails of the service latency are of particular concern. with 99.9th…

Distributed, Parallel, and Cluster Computing · Computer Science 2017-04-27 Vaneet Aggarwal , Abubakr O. Al-Abbasi , Jingxian Fan , Tian Lan

While frontier large language models (LLMs) continue to push capability boundaries, their deployment remains confined to GPU-powered cloud infrastructure. We challenge this paradigm with SmallThinker, a family of LLMs natively designed -…

Datacenter applications demand both low latency and high throughput; while interactive applications (e.g., Web Search) demand low tail latency for their short messages due to their partition-aggregate software architecture, many…

Networking and Internet Architecture · Computer Science 2018-07-09 Hamed Rezaei , Mojtaba Malekpourshahraki , Balajee Vamanan

Mixture-of-Experts (MoE) models face memory and PCIe latency bottlenecks when deployed on commodity hardware. Offloading expert weights to CPU memory results in PCIe transfer latency that exceeds GPU computation by several folds. We present…

Machine Learning · Computer Science 2026-04-17 Enda Yu , Dezun Dong , Zhaoning Zhang , Zhe Bai , Weiling Yang , Haojie Wang , Dongsheng Li , Yongwei Wu , Xiangke Liao

Applications in science and engineering often require huge computational resources for solving problems within a reasonable time frame. Parallel supercomputers provide the computational infrastructure for solving such problems. A…

Distributed, Parallel, and Cluster Computing · Computer Science 2007-05-23 Rajesh Sudarsan , Calvin J. Ribbens

Hybrid workflows combining traditional HPC and novel ML methodologies are transforming scientific computing. This paper presents the architecture and implementation of a scalable runtime system that extends RADICAL-Pilot with service-based…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-03-18 Andre Merzky , Mikhail Titov , Matteo Turilli , Ozgur Kilic , Tianle Wang , Shantenu Jha

Accelerator-based heterogeneous architectures, such as CPU-GPU, CPU-TPU, and CPU-FPGA systems, are widely adopted to support the popular artificial intelligence (AI) algorithms that demand intensive computation. When deployed in real-time…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-05-20 An Zou , Yuankai Xu , Yinchen Ni , Jintao Chen , Yehan Ma , Jing Li , Christopher Gill , Xuan Zhang , Yier Jin

Reliability and real-time responsiveness in safety-critical systems have traditionally been achieved using error detection mechanisms, such as LockStep, which require pre-configured checker cores,strict synchronisation between main and…

Hardware Architecture · Computer Science 2025-03-19 Tinglue Wang , Yiming Li , Wei Tang , Jiapeng Guan , Zhenghui Guo , Renshuang Jiang , Ran Wei , Jing Li , Zhe Jiang

Contemporary GPUs are designed to handle long-latency operations effectively; however, challenges such as core occupancy (number of warps in a core) and pipeline width can impede their latency management. This is particularly evident in…

Hardware Architecture · Computer Science 2024-04-10 Diya Joseph , Juan Luis Aragón , Joan-Manuel Parcerisa , Antonio Gonzalez

Kernel task scheduling is important for application performance, adaptability to new hardware, and complex user requirements. However, developing, testing, and debugging new scheduling algorithms in Linux, the most widely used cloud…

Operating Systems · Computer Science 2023-06-28 Samantha Miller , Anirudh Kumar , Tanay Vakharia , Tom Anderson , Ang Chen , Danyang Zhuo