English
Related papers

Related papers: Low-Latency Analog-to-Analog Signal Processing usi…

200 papers

The rapid growth of scientific data is surpassing advancements in computing, creating challenges in storage, transfer, and analysis, particularly at the exascale. While data reduction techniques such as lossless and lossy compression help…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-03-11 Jieyang Chen , Qian Gong , Yanliang Li , Xin Liang , Lipeng Wan , Qing Liu , Norbert Podhorszki , Scott Klasky

Radar sensors offer power-efficient solutions for always-on smart devices, but processing the data streams on resource-constrained embedded platforms remains challenging. This paper presents novel techniques that leverage the temporal…

Machine Learning · Computer Science 2023-09-13 Max Sponner , Julius Ott , Lorenzo Servadei , Bernd Waschneck , Robert Wille , Akash Kumar

We investigate a deep learning-based signal processing for liquid argon time projection chambers (LArTPCs), a leading detector technology in neutrino physics. Identifying regions of interest (ROIs) in LArTPCs is challenging due to signal…

Instrumentation and Detectors · Physics 2025-10-30 Avinay Bhat , Mun Jung Jung , Gray Putnam , Haiwang Yu

In a high-speed coherent optical transmission system, typically the signals obtained at the receiver front-end are digitized using very high-speed ADCs and then processed in the digital domain to remove optical channel impairments. In this…

Mini-batch inference of Graph Neural Networks (GNNs) is a key problem in many real-world applications. Recently, a GNN design principle of model depth-receptive field decoupling has been proposed to address the well-known issue of…

Distributed, Parallel, and Cluster Computing · Computer Science 2023-01-05 Bingyi Zhang , Hanqing Zeng , Viktor Prasanna

RC4 can be made more secured if an additional RC4-like Post-KSA Random Shuffing (PKRS) process is introduced between KSA and PRGA. It can also be made significantly faster if RC4 bytes are processed in a FPGA embedded system using multiple…

Applications · Statistics 2016-09-21 Rourab Paul , Hemanta Dey , Amlan Chakrabarti , Ranjan Ghosh

Nonlinear photonic delay systems present interesting implementation platforms for machine learning models. They can be extremely fast, offer great degrees of parallelism and potentially consume far less power than digital processors. So far…

Neural and Evolutionary Computing · Computer Science 2016-03-24 Michiel Hermans , Miguel Soriano , Joni Dambre , Peter Bienstman , Ingo Fischer

Long Short-term Memory Networks (LSTMs) are a vital Deep Learning technique suitable for performing on-device time series analysis on local sensor data streams of embedded devices. In this paper, we propose a new hardware accelerator design…

Hardware Architecture · Computer Science 2026-04-22 Chao Qian , Tianheng Ling , Gregor Schiele

High-speed signal processing is essential for maximizing data throughput in emerging communication applications, like multiple-input multiple-output (MIMO) systems and radio-frequency (RF) interference cancellation. However, as these…

Predictable execution time upon accessing shared memories in multi-core real-time systems is a stringent requirement. A plethora of existing works focus on the analysis of Double Data Rate Dynamic Random Access Memories (DDR DRAMs), or…

Hardware Architecture · Computer Science 2018-10-17 Mohamed Hassan

Digital predistortion (DPD) is crucial for linearizing radio frequency (RF) power amplifiers (PAs), improving signal integrity and efficiency in wireless systems. Neural network (NN)-based DPD methods surpass traditional polynomial models…

Hardware Architecture · Computer Science 2026-04-14 Manno Versluis , Yizhuo Wu , Chang Gao

Deploying high-quality automatic speech recognition (ASR) on edge devices requires models that jointly optimize accuracy, latency, and memory footprint while operating entirely on CPU without GPU acceleration. We conduct a systematic…

Artificial Intelligence · Computer Science 2026-04-21 Nenad Banfic , David Fan , Kunal Vaishnavi , Sam Kemp , Sunghoon Choi , Rui Ren , Sayan Shaw , Meng Tang

Considerable research has taken place in recent times in the area of parameterization of software defined radio (SDR) architecture. Parameterization decreases the size of the software to be downloaded and also limits the hardware…

Hardware Architecture · Computer Science 2010-10-01 Indranil Hatai , Indrajit Chakrabarti

This work addresses the physical layer channel code design for an uncoordinated, frame- and slot-asynchronous random access protocol. Starting from the observation that collisions between two users yield very specific interference patterns,…

Information Theory · Computer Science 2019-08-06 Federico Clazzer , Balazs Matuz , Sachini Jayasooriya , Mahyar Shirvanimoghaddam , Sarah J. Johnson

Solving large, sparse linear systems is a fundamental workload in scientific computing and engineering simulations, often dominating runtime and energy consumption in high-performance computing (HPC) applications. In this work, we explore…

Computational Engineering, Finance, and Science · Computer Science 2026-04-30 Dan Gluck , Yotam Mimran , Andrey Karenskih , Talya Vaknin , Omri Wolf , Ruti Ben-Shlomi , Johannes Gebert

We introduce an open-source architecture for next-generation Radio-Access Network baseband processing: 1024 latency-tolerant 32-bit RISC-V cores share 4 MiB of L1 memory via an ultra-low latency interconnect (7-11 cycles), a modular Direct…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-08-20 Yichao Zhang , Marco Bertuletti , Chi Zhang , Samuel Riedel , Alessandro Vanelli-Coralli , Luca Benini

State of the art detector readout electronics require high-throughput data acquisition (DAQ) systems. In many applications, e. g. for medical imaging, the front-end electronics are set up as separate modules in a distributed DAQ. A…

Instrumentation and Detectors · Physics 2016-06-23 P. Födisch , B. Lange , J. Sandmann , A. Büchner , W. Enghardt , P. Kaever

In this paper, we consider the issue of throughput and packet drop rate (PDR) optimization as two performance metrics for delay sensitive applications in network coded time division duplex (TDD) satellite systems with large round trip times…

Information Theory · Computer Science 2014-08-26 Mohammad Esmaeilzadeh , Neda Aboutorab , Parastoo Sadeghi

Hardware acceleration has emerged as a key research topic for supporting computationally intensive signal processing and artificial intelligence applications in 6G research and development studies. This paper presents an RF Network on Chip…

Signal Processing · Electrical Eng. & Systems 2026-05-11 A. Oguz Kislal , Osman Mert Yilmaz , Bengu Bilgic Keskin , Ibrahim Hokelek , Ali Gorcin

Digital predistortion (DPD) is a widely adopted baseband processing technique in current radio transmitters. While DPD can effectively suppress unwanted spurious spectrum emissions stemming from imperfections of analog RF and baseband…

Distributed, Parallel, and Cluster Computing · Computer Science 2016-12-30 Kaipeng Li , Amanullah Ghazi , Chance Tarver , Jani Boutellier , Mahmoud Abdelaziz , Lauri Anttila , Markku Juntti , Mikko Valkama , Joseph R. Cavallaro
‹ Prev 1 3 4 5 6 7 10 Next ›