English
Related papers

Related papers: Characterization and Mitigation of Electromigratio…

200 papers

Three-dimensional (3D)-stacking technology, which enables the integration of DRAM and logic dies, offers high bandwidth and low energy consumption. This technology also empowers new memory designs for executing tasks not traditionally…

Hardware Architecture · Computer Science 2018-12-05 Ramyad Hadidi , Bahar Asgari , Burhan Ahmad Mudassar , Saibal Mukhopadhyay , Sudhakar Yalamanchili , Hyesoon Kim

Achieving high performance for sparse applications is challenging due to irregular access patterns and weak locality. These properties preclude many static optimizations and degrade cache performance on traditional systems. To address these…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-12-17 Thomas B. Rolinger , Christopher D. Krieger

Main memories play an important role in overall energy consumption of embedded systems. Using conventional memory technologies in future designs in nanoscale era causes a drastic increase in leakage power consumption and temperature-related…

Hardware Architecture · Computer Science 2019-12-16 Salman Onsori , Arghavan Asad , Kaamran Raahemifar , Mahmood Fathy

Heterogeneous manycore architectures are the key to efficiently execute compute- and data-intensive applications. Through silicon via (TSV)-based 3D manycore system is a promising solution in this direction as it enables integration of…

Hardware Architecture · Computer Science 2020-12-09 Aqeeb Iqbal Arka , Biresh Kumar Joardar , Ryan Gary Kim , Dae Hyun Kim , Janardhan Rao Doppa , Partha Pratim Pande

Compute-in-memory (PIM) mitigates the memory wall by performing computation within memory, reducing data movement and improving energy efficiency. DRAM-based PIM is particularly attractive due to its high density, mature manufacturing…

Hardware Architecture · Computer Science 2026-05-26 Siddhartha Raman Sundara Raman , Siyuan Ma , Lizy Kurian John

Memories that exploit three-dimensional (3D)-stacking technology, which integrate memory and logic dies in a single stack, are becoming popular. These memories, such as Hybrid Memory Cube (HMC), utilize a network-on-chip (NoC) design for…

Hardware Architecture · Computer Science 2018-12-05 Ramyad Hadidi , Bahar Asgari , Jeffrey Young , Burhan Ahmad Mudassar , Kartikay Garg , Tushar Krishna , Hyesoon Kim

The influx of non-linear power electronic loads into the distribution network has the potential to disrupt the existing distribution transformer operations. They were not designed to mediate the excessive heating losses generated from the…

Systems and Control · Electrical Eng. & Systems 2023-11-08 Bhaskar Mitra , Ankit Singhal , Soumya Kundu , James P. Ogle

With the emergence of Non-Volatile Memories (NVMs) and their shortcomings such as limited endurance and high power consumption in write requests, several studies have suggested hybrid memory architecture employing both Dynamic Random Access…

Operating Systems · Computer Science 2018-05-08 Reza Salkhordeh , Hossein Asadi

This article presents a probabilistic modeling method utilizing smart meter data and an innovative agent-based simulator for electric vehicles (EVs). The aim is to assess the effects of different cost-driven EV charging strategies on the…

Systems and Control · Electrical Eng. & Systems 2025-01-15 Md Khaledur Rahman , Faysal Amin Tanvir , Md Saiful Islam , Md Shameem Ahsan , Manam Ahmed

Over the years, the DRAM latency has not scaled proportionally with its density due to the cost-centric mindset of the DRAM industry. Prior work has shown that this shortcoming can be overcome by reducing the critical length of DRAM access…

Hardware Architecture · Computer Science 2020-08-27 Chao-Hsuan Huang , Ishan G Thakkar

With emerging storage-class memory (SCM) nearing commercialization, there is evidence that it will deliver the much-anticipated high density and access latencies within only a few factors of DRAM. Nevertheless, the latency-sensitive nature…

In this paper, we develop a analytical model and algorithm for calculating uneven current distribution in via array structures. We propose a stress time translation formula and cumulative failure distribution equation to model the memory…

Applied Physics · Physics 2018-01-26 Karthik Airani , Rohit Guttal

3-D integrated circuits (3-D ICs) offer performance advantages due to their increased bandwidth and reduced wire-length enabled by through-silicon-via structures (TSVs). Traditionally TSVs have been considered to improve the thermal…

Hardware Architecture · Computer Science 2025-08-20 Yibo Chen , Eren Kurshan , Dave Motschman , Charles Johnson , Yuan Xie

In this paper, a design space exploration of power delivery networks is performed for multi-chip 2.5-D and 3-D IC technologies. The focus of the paper is the effective placement of the voltage regulator modules (VRMs) for power supply noise…

Hardware Architecture · Computer Science 2020-08-10 Md Obaidul Hossen , Yang Zhang , Hesam Fathi Moghadam , Yue Zhang , Michael Dayringer , Muhannad S Bakir

Reliability is a fundamental requirement in any microprocessor to guarantee correct execution over its lifetime. The design rules related to reliability depend on the process technology being used and the expected operating conditions of…

Hardware Architecture · Computer Science 2021-09-14 Freddy Gabbay , Avi Mendelson

Energy storage systems (EES) are expected to be an indispensable resource for mitigating the effects on networks of high penetrations of distributed generation in the near future. This paper analyzes the benefits of EES in unbalanced low…

Systems and Control · Computer Science 2018-09-21 Yiju Ma , Mohammad Seydali Seyf Abad , Donald Azuatalam , Gregor Verbic , Archie. C. Chapman

The growing demands of distributed learning on resource constrained edge devices underscore the importance of efficient on device model compression. Tensor Train Decomposition (TTD) offers high compression ratios with minimal accuracy loss,…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-11-19 Hyunseok Kwak , Kyeongwon Lee , Kyeongpil Min , Chaebin Jung , Woojoo Lee

The interactions between power, transportation, and information networks (PTIN), are becoming more profound with the advent of smart city technologies. Existing mobile energy storage resource (MESR)-based power distribution network (PDN)…

Systems and Control · Electrical Eng. & Systems 2024-03-05 Jian Zhong , Chen Chen , Qiming Yang , Dafu Liu , Wentao Shen , Chenlin Ji , Zhaohong Bie

Network slicing over space division multiplexed elastic optical networks (SDM EONs) enables efficient multiservice provisioning on a shared optical substrate. However, embedding such slices requires coordinated spectrum and compute resource…

Networking and Internet Architecture · Computer Science 2026-04-15 Divya Khanure , Riti Gour , Congzhou Li , Jason P. Jue

Power Delivery Networks (PDNs) are critical for maintaining voltage integrity in modern multiprocessor systems. Conventional early-stage PDN planning relies on static or worst-case power assumptions, often leading to over-provisioned…

‹ Prev 1 2 3 10 Next ›