English
Related papers

Related papers: Understanding HPC Benchmark Performance on Intel B…

200 papers

This paper presents an in-depth analysis of Intel's Haswell microarchitecture for streaming loop kernels. Among the new features examined is the dual-ring Uncore design, Cluster-on-Die mode, Uncore Frequency Scaling, core improvements as…

Distributed, Parallel, and Cluster Computing · Computer Science 2015-11-16 Johannes Hofmann , Dietmar Fey , Jan Eitzinger , Georg Hager , Gerhard Wellein

This paper presents a survey of architectural features among four generations of Intel server processors (Sandy Bridge, Ivy Bridge, Haswell, and Broad- well) with a focus on performance with floating point workloads. Starting on the core…

Performance · Computer Science 2017-02-27 Johannes Hofmann , Georg Hager , Gerhard Wellein , Dietmar Fey

Modern processors, in particular within the server segment, integrate more cores with each generation. This increases their complexity in general, and that of the memory hierarchy in particular. Software executed on such processors can…

Hardware Architecture · Computer Science 2022-04-08 Markus Velten , Robert Schöne , Thomas Ilsche , Daniel Hackenberg

This paper presents refinements to the execution-cache-memory performance model and a previously published power model for multicore processors. The combination of both enables a very accurate prediction of performance and energy…

Performance · Computer Science 2018-07-09 Johannes Hofmann , Georg Hager , Dietmar Fey

Complex applications running on multicore processors show a rich performance phenomenology. The growing number of cores per ccNUMA domain complicates performance analysis of memory-bound code since system noise, load imbalance, or…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-11-03 Ayesha Afzal , Georg Hager , Gerhard Wellein

Hardware performance monitoring (HPM) is a crucial ingredient of performance analysis tools. While there are interfaces like LIKWID, PAPI or the kernel interface perf\_event which provide HPM access with some additional features, many…

Distributed, Parallel, and Cluster Computing · Computer Science 2017-10-12 Thomas Röhl , Jan Eitzinger , Georg Hager , Gerhard Wellein

The overwhelming majority of High Performance Computing (HPC) systems and server infrastructure uses Intel x86 processors. This makes an architectural analysis of these processors relevant for a wide audience of administrators and…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-09-14 Robert Schöne , Thomas Ilsche , Mario Bielert , Andreas Gocht , Daniel Hackenberg

In this work, fundamental performance, power, and energy characteristics of the full SPEChpc 2021 benchmark suite are assessed on two different clusters based on Intel Ice Lake and Sapphire Rapids CPUs using the MPI-only codes' variants. We…

Performance · Computer Science 2023-11-15 Ayesha Afzal , Georg Hager , Gerhard Wellein

This report serves two purposes: To introduce and validate the Execution-Cache-Memory (ECM) performance model and to provide a thorough analysis of current Intel processor architectures with a special emphasis on Intel Xeon Haswell-EP. The…

Distributed, Parallel, and Cluster Computing · Computer Science 2017-03-06 Johannes Hofmann , Jan Eitzinger , Dietmar Fey

We present a performance model for bandwidth limited loop kernels which is founded on the analysis of modern cache based microarchitectures. This model allows an accurate performance prediction and evaluation for existing instruction codes.…

Performance · Computer Science 2009-05-07 Jan Treibig , Georg Hager

Edge computing has emerged as a pivotal technology, offering significant advantages such as low latency, enhanced data security, and reduced reliance on centralized cloud infrastructure. These benefits are crucial for applications requiring…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-02-24 Tomasz Szydlo , Viacheslav Horbanov , Devki Nandan Jha , Shashikant Ilager , Aleksander Slominski , Rajiv Ranjan

The balance metric is a simple approach to estimate the performance of bandwidth-limited loop kernels. However, applying the method to in-cache situations and modern multi-core architectures yields unsatisfactory results. This paper…

Performance · Computer Science 2009-10-27 Jan Treibig , Georg Hager , Gerhard Wellein

For reasons of both performance and energy efficiency, high-performance computing (HPC) hardware is becoming increasingly heterogeneous. The OpenCL framework supports portable programming across a wide range of computing devices and is…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-11-01 Beau Johnston , Josh Milthorpe

In this paper we explore the performance of Intel Xeon MAX CPU Series, representing the most significant new variation upon the classical CPU architecture since the Intel Xeon Phi Processor. Given the availability of a large on-package…

Performance · Computer Science 2023-09-19 Istvan Z Reguly

The rapid development in scientific research provides a need for more compute power, which is partly being solved by GPUs. This paper presents a microarchitectural analysis of the modern NVIDIA Blackwell architecture by studying GPU…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-07-23 Aaron Jarmusch , Nathan Graddon , Sunita Chandrasekaran

We carry out a comparative performance study of multi-core CPUs, GPUs and Intel Xeon Phi (Many Integrated Core - MIC) with a microscopy image analysis application. We experimentally evaluate the performance of computing devices on core…

Distributed, Parallel, and Cluster Computing · Computer Science 2015-05-15 George Teodoro , Tahsin Kurc , Guilherme Andrade , Jun Kong , Renato Ferreira , Joel Saltz

As architecture, systems, and data management communities pay greater attention to innovative big data systems and architectures, the pressure of benchmarking and evaluating these systems rises. Considering the broad use of big data…

Advancements in multi-core have created interest among many research groups in finding out ways to harness the true power of processor cores. Recent research suggests that on-board component such as cache memory plays a crucial role in…

Hardware Architecture · Computer Science 2011-11-15 N. Ramasubramanian , Srinivas V. V. , N. Ammasai Gounden

Modern multicore chips show complex behavior with respect to performance and power. Starting with the Intel Sandy Bridge processor, it has become possible to directly measure the power dissipation of a CPU chip and correlate this data with…

Performance · Computer Science 2014-03-20 Georg Hager , Jan Treibig , Johannes Habich , Gerhard Wellein

We present nanoBench, a tool for evaluating small microbenchmarks using hardware performance counters on Intel and AMD x86 systems. Most existing tools and libraries are intended to either benchmark entire programs, or program segments in…

Performance · Computer Science 2020-11-04 Andreas Abel , Jan Reineke
‹ Prev 1 2 3 10 Next ›