English
Related papers

Related papers: FPGA based Novel High Speed DAQ System Design with…

200 papers

To standardize and simplify the control system at Korea Superconducting Tokamak Advanced Research (KSTAR), we develop 10G Ethernet based remote DAQ system. By separating the DAQ system and the host, the structure of the control system can…

Instrumentation and Detectors · Physics 2018-06-28 Giil Kwon , Woong-ryol Lee , Taegu Lee , Kihyun Kim , Jaesic Hong

Cloud applications are increasingly relying on hundreds of loosely-coupled microservices to complete user requests that meet an applications end-to-end QoS requirements. Communication time between services accounts for a large fraction of…

Hardware Architecture · Computer Science 2020-09-14 Nikita Lazarev , Neil Adit , Shaojie Xiang , Zhiru Zhang , Christina Delimitrou

In the context of the upgrade of the Large Hadron Collider at CERN for high-luminosity operation, the particle detectors have to cope with much higher data rates and therefore need to upgrade their data acquisition systems. This upgrade is…

Networking and Internet Architecture · Computer Science 2023-06-28 Carsten Dülsen , Tobias Flick , Timo Göhring , Wolfgang Wagner , Marius Wensing

Field-Programmable Gate Array (FPGA)-based Software-Defined Radio (SDR) is well-suited for experimenting with advanced wireless communication systems, as it allows to alter the architecture promptly while obtaining high performance.…

Hardware Architecture · Computer Science 2023-05-24 Thijs Havinga , Xianjun Jiao , Wei Liu , Ingrid Moerman

Measuring a qubit state is a fundamental yet error-prone operation in quantum computing. These errors can arise from various sources, such as crosstalk, spontaneous state transitions, and excitations caused by the readout pulse. Here, we…

Modern 5G communication systems implement a combination of error correction and feedback-based erasure correction (HARQ/ARQ) as reliability mechanisms, which can introduce substantial delay and resource inefficiency. We propose forward…

Networking and Internet Architecture · Computer Science 2026-01-06 Vipindev Adat Vasudevan , Homa Esfahanizadeh , Benjamin D. Kim , Laura Landon , Alejandro Cohen , Muriel Médard

As quantum computing moves toward fault-tolerant architectures, quantum error correction (QEC) decoder performance is increasingly critical for scalability. Understanding the impact of transitioning from floating-point software to…

Quantum Physics · Physics 2026-04-22 Francisco Garcia-Herrero , Javier Valls , Llanos Vergara-Picazo , Vicente Torres

In the context of embedded systems design, two important challenges are still under investigation. First, improve real-time data processing, reconfigurability, scalability, and self-adjusting capabilities of hardware components. Second,…

Hardware Architecture · Computer Science 2017-02-01 Amor Nafkha , Yves Louet

Field programmable gate arrays (FPGAs) provide designers with the ability to quickly create hardware circuits. Increases in FPGA configurable logic capacity and decreasing FPGA costs have enabled designers to more readily incorporate FPGAs…

Hardware Architecture · Computer Science 2011-11-09 Roman Lysecky , Frank Vahid

Coherent errors in quantum operations are ubiquitous. Whether arising from spurious environmental couplings or errors in control fields, such errors can accumulate rapidly and degrade the performance of a quantum circuit significantly more…

Quantum Physics · Physics 2022-05-03 Anthony M. Polloreno , Kevin C. Young

Powerful Forward Error Correction (FEC) schemes are used in optical communications to achieve bit-error rates below $10^{-15}$. These FECs follow one of two approaches: concatenation of simpler hard-decision codes or usage of inherently…

Hardware Architecture · Computer Science 2017-09-01 Carlo Condo , Pascal Giard , François Leduc-Primeau , Gabi Sarkis , Warren J. Gross

Scalable quantum computation in realistic devices requires that precise control can be implemented efficiently in the presence of decoherence and operational errors. We propose a general constructive procedure for designing robust unitary…

Quantum Physics · Physics 2009-04-21 Kaveh Khodjasteh , Lorenza Viola

Reconfigurable architectures like Field Programmable Gate Arrays (FPGAs) have been used for accelerating computations in several domains because of their unique combination of flexibility, performance, and power efficiency. However, FPGAs…

Hardware Architecture · Computer Science 2023-04-26 Murat Isik , Kayode Inadagbo , Hakan Aktas

Quantum devices can process data in a fundamentally different way than classical computers. To leverage this potential, many algorithms require the aid of a quantum Random Access Memory (QRAM), i.e. a module capable of efficiently loading…

Quantum Physics · Physics 2025-03-26 Francesco Cesa , Hannes Bernien , Hannes Pichler

We study short-packet communications, subject to latency and reliability constraints, under the premises of limited frequency diversity and no time diversity. The question addressed is whether, and when, hybrid automatic repeat request…

Information Theory · Computer Science 2018-09-19 Johan Östman , Rahul Devassy , Guido C. Ferrante , Giuseppe Durisi

Modern data-intensive applications demand high computation capabilities with strict power constraints. Unfortunately, such applications suffer from a significant waste of both execution cycles and energy in current computing systems due to…

Hardware Architecture · Computer Science 2021-07-06 Gagandeep Singh , Mohammed Alser , Damla Senol Cali , Dionysios Diamantopoulos , Juan Gómez-Luna , Henk Corporaal , Onur Mutlu

Most FPGA boards in the HPC domain are well-suited for parallel scaling because of the direct integration of versatile and high-throughput network ports. However, the utilization of their network capabilities is often challenging and…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-04-09 Marius Meyer , Tobias Kenter , Lucian Petrica , Kenneth O'Brien , Michaela Blott , Christian Plessl

We propose without loss of generality strategies to achieve a high-throughput FPGA-based architecture for a QC-LDPC code based on a circulant-1 identity matrix construction. We present a novel representation of the parity-check matrix (PCM)…

Hardware Architecture · Computer Science 2015-05-12 Swapnil Mhaske , Hojin Kee , Tai Ly , Ahsan Aziz , Predrag Spasojevic

This article introduces a new method to improve the dependability of millimeter-wave (mmWave) and terahertz (THz) network services in dynamic outdoor environments. In these settings, line-of-sight (LoS) connections are easily interrupted by…

Networking and Internet Architecture · Computer Science 2023-07-14 Mohammad Al-Quraan , Ahmed Zoha , Anthony Centeno , Haythem Bany Salameh , Sami Muhaidat , Muhammad Ali Imran , Lina Mohjazi

This study presents advanced neural network architectures including Convolutional Neural Networks (CNN), Recurrent Neural Networks (RNN), Long Short-Term Memory Networks (LSTMs), and Deep Belief Networks (DBNs) for enhanced ECG signal…

Hardware Architecture · Computer Science 2023-07-18 Kayode Inadagbo , Baran Arig , Nisanur Alici , Murat Isik