English

SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems

Hardware Architecture 2021-10-26 v2 Distributed, Parallel, and Cluster Computing Data Structures and Algorithms Performance

Abstract

Simple graph algorithms such as PageRank have been the target of numerous hardware accelerators. Yet, there also exist much more complex graph mining algorithms for problems such as clustering or maximal clique listing. These algorithms are memory-bound and thus could be accelerated by hardware techniques such as Processing-in-Memory (PIM). However, they also come with nonstraightforward parallelism and complicated memory access patterns. In this work, we address this problem with a simple yet surprisingly powerful observation: operations on sets of vertices, such as intersection or union, form a large part of many complex graph mining algorithms, and can offer rich and simple parallelism at multiple levels. This observation drives our cross-layer design, in which we (1) expose set operations using a novel programming paradigm, (2) express and execute these operations efficiently with carefully designed set-centric ISA extensions called SISA, and (3) use PIM to accelerate SISA instructions. The key design idea is to alleviate the bandwidth needs of SISA instructions by mapping set operations to two types of PIM: in-DRAM bulk bitwise computing for bitvectors representing high-degree vertices, and near-memory logic layers for integer arrays representing low-degree vertices. Set-centric SISA-enhanced algorithms are efficient and outperform hand-tuned baselines, offering more than 10x speedup over the established Bron-Kerbosch algorithm for listing maximal cliques. We deliver more than 10 SISA set-centric algorithm formulations, illustrating SISA's wide applicability.

Keywords

Cite

@article{arxiv.2104.07582,
  title  = {SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems},
  author = {Maciej Besta and Raghavendra Kanakagiri and Grzegorz Kwasniewski and Rachata Ausavarungnirun and Jakub Beránek and Konstantinos Kanellopoulos and Kacper Janda and Zur Vonarburg-Shmaria and Lukas Gianinazzi and Ioana Stefan and Juan Gómez Luna and Marcin Copik and Lukas Kapp-Schwoerer and Salvatore Di Girolamo and Marek Konieczny and Nils Blach and Onur Mutlu and Torsten Hoefler},
  journal= {arXiv preprint arXiv:2104.07582},
  year   = {2021}
}

Comments

Proceedings of the 54th IEEE/ACM International Symposium on Microarchitecture (MICRO'21), 2021

R2 v1 2026-06-24T01:12:32.541Z