English

A handy systematic method for data hazards detection in an instruction set of a pipelined microprocessor

Hardware Architecture 2012-03-06 v1

Abstract

It is intended in this document to introduce a handy systematic method for enumerating all possible data dependency cases that could occur between any two instructions that might happen to be processed at the same time at different stages of the pipeline. Given instructions of the instruction set, specific information about operands of each instruction and when an instruction reads or writes data, the method could be used to enumerate all possible data hazard cases and to determine whether forwarding or stalling is suitable for resolving each case.

Keywords

Cite

@article{arxiv.1203.0787,
  title  = {A handy systematic method for data hazards detection in an instruction set of a pipelined microprocessor},
  author = {Ahmed M. Mahran},
  journal= {arXiv preprint arXiv:1203.0787},
  year   = {2012}
}

Comments

7 pages, 10 figures, 9 tables

R2 v1 2026-06-21T20:28:50.324Z