English

Instructional Level Parallelism

Hardware Architecture 2019-09-17 v1

Abstract

This paper is a review of the developments in Instruction level parallelism. It takes into account all the changes made in speeding up the execution. The various drawbacks and dependencies due to pipelining are discussed and various solutions to overcome them are also incorporated. It goes ahead in the last section to explain where is the new research leading us.

Keywords

Cite

@article{arxiv.1909.06559,
  title  = {Instructional Level Parallelism},
  author = {Taposh Dutta-Roy},
  journal= {arXiv preprint arXiv:1909.06559},
  year   = {2019}
}

Comments

Branch Prediction, Exceptions, Instructional level parallelism, pipelining