English
Related papers

Related papers: SA-Kura: An Energy-Efficient Systolic Array Accele…

200 papers

Multi-pod systolic arrays are emerging as the architecture of choice in DNN inference accelerators. Despite their potential, designing multi-pod systolic arrays to maximize effective throughput/Watt (i.e., throughput/Watt adjusted when…

Hardware Architecture · Computer Science 2022-03-23 Ahmet Caner Yüzügüler , Canberk Sönmez , Mario Drumond , Yunho Oh , Babak Falsafi , Pascal Frossard

Time Series Analysis (TSA) is a critical workload to extract valuable information from collections of sequential data, e.g., detecting anomalies in electrocardiograms. Subsequence Dynamic Time Warping (sDTW) is the state-of-the-art…

With the growing performance requirements on networked applications, there is a new trend of offloading stateful network applications to SmartNICs to improve performance and reduce the total cost of ownership. However, offloading stateful…

Networking and Internet Architecture · Computer Science 2024-10-30 Shaoke Xi , Jiaqi Gao , Mengqi Liu , Jiamin Cao , Fuliang Li , Kai Bu , Kui Ren , Minlan Yu , Dennis Cai , Ennan Zhai

Spiking Neural Networks (SNNs) have gained significant attention in edge computing due to their low power consumption and computational efficiency. However, existing implementations either use conventional System on Chip (SoC) architectures…

Hardware Architecture · Computer Science 2026-03-13 Kanishka Gunawardana , Sanka Peeris , Kavishka Rambukwella , Thamish Wanduragala , Saadia Jameel , Roshan Ragel , Isuru Nawinne

Integration of intermittent renewable energy sources in modern power systems is increasing very fast. Replacement of synchronous generators with zero-to-low variable renewables substantially decreases the system inertia. In a large system,…

Signal Processing · Electrical Eng. & Systems 2020-06-23 Mingjian Tuo , Xingpeng Li

Edge inference for large language models (LLM) offers secure, low-latency, and cost-effective inference solutions. We emphasize that an edge accelerator should achieve high area efficiency and minimize external memory access (EMA) during…

Hardware Architecture · Computer Science 2025-07-15 Chun-Ting Chen , HanGyeol Mun , Jian Meng , Mohamed S. Abdelfattah , Jae-sun Seo

Datacenter servers are increasingly heterogeneous: from x86 host CPUs, to ARM or RISC-V CPUs in NICs/SSDs, to FPGAs. Previous works have demonstrated that migrating application execution at run-time across heterogeneous-ISA CPUs can yield…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-10-29 Edson Horta , Ho-Ren Chuang , Naarayanan Rao VSathish , Cesar Philippidis , Antonio Barbalace , Pierre Olivier , Binoy Ravindran

Seismic data interpolation is a critical pre-processing step for improving seismic imaging quality and remains a focus of academic innovation. To address the computational inefficiencies caused by extensive iterative resampling in current…

Neural network accelerators have been widely applied to edge devices for complex tasks like object tracking, image recognition, etc. Previous works have explored the quantization technologies in related lightweight accelerator designs to…

Hardware Architecture · Computer Science 2026-02-27 Yuhao Liu , Salim Ullah , Akash Kumar

This paper introduces the sparse periodic systolic (SPS) dataflow, which advances the state-of-the-art hardware accelerator for supporting lightweight neural networks. Specifically, the SPS dataflow enables a novel hardware design approach…

Computer Vision and Pattern Recognition · Computer Science 2022-07-04 Jung Hwan Heo , Arash Fayyazi , Amirhossein Esmaili , Massoud Pedram

Attention mechanisms, which enable a neural network to accurately focus on all the relevant elements of the input, have become an essential component to improve the performance of deep neural networks. There are mainly two attention…

Computer Vision and Pattern Recognition · Computer Science 2021-02-02 Qing-Long Zhang Yu-Bin Yang

Deep learning-driven superresolution (SR) outperforms traditional techniques but also faces the challenge of high complexity and memory bandwidth. This challenge leads many accelerators to opt for simpler and shallow models like FSRCNN,…

Image and Video Processing · Electrical Eng. & Systems 2025-03-25 Tun-Hao Yang , Tian-Sheuan Chang

While diffusion models have achieved great success in the field of video generation, this progress is accompanied by a rapidly escalating computational burden. Among the existing acceleration methods, Feature Caching is popular due to its…

Computer Vision and Pattern Recognition · Computer Science 2026-04-21 Chang Zou , Changlin Li , Yang Li , Patrol Li , Jianbing Wu , Xiao He , Songtao Liu , Zhao Zhong , Kailin Huang , Linfeng Zhang

We propose an efficient deep learning method for single image defocus deblurring (SIDD) by further exploring inverse kernel properties. Although the current inverse kernel method, i.e., kernel-sharing parallel atrous convolution (KPAC), can…

Computer Vision and Pattern Recognition · Computer Science 2023-08-01 Peng Tang , Zhiqiang Xu , Pengfei Wei , Xiaobin Hu , Peilin Zhao , Xin Cao , Chunlai Zhou , Tobias Lasser

Existing attention accelerators often trade exact softmax semantics, depend on fused Tensor Core kernels, or incur sequential depth that limits FP32 throughput on long sequences. We present \textbf{ELSA}, an algorithmic reformulation of…

Machine Learning · Computer Science 2026-04-28 Chih-Chung Hsu , Xin-Di Ma , Wo-Ting Liao , Chia-Ming Lee

Deep learning has achieved some success in addressing the challenge of cloud removal in optical satellite images, by fusing with synthetic aperture radar (SAR) images. Recently, diffusion models have emerged as powerful tools for cloud…

Computer Vision and Pattern Recognition · Computer Science 2025-04-07 Yuyang Hu , Suhas Lohit , Ulugbek S. Kamilov , Tim K. Marks

Improving the efficiency of edge detection in embedded applications, such as UAV control, is critical for reducing system cost and power dissipation. Field programmable gate arrays (FPGA) are a good platform for making improvements because…

Hardware Architecture · Computer Science 2015-12-03 Jamie Schiel , Andrew Bainbridge-Smith

The increasing complexity of deep neural networks (DNNs) poses significant challenges for edge inference deployment due to resource and power constraints of edge devices. Recent works on unary-based matrix multiplication hardware aim to…

Hardware Architecture · Computer Science 2024-12-30 Prabhu Vellaisamy , Harideep Nair , Thomas Kang , Yichen Ni , Haoyang Fan , Bin Qi , Jeff Chen , Shawn Blanton , John Paul Shen

We investigate synchronization in networks of Kuramoto oscillators with inertia. More specifically, we introduce a rewiring algorithm consisting basically in a {\em hill climb} scheme in which the edges of the network are swapped in order…

Adaptation and Self-Organizing Systems · Physics 2016-08-01 Rafael S. Pinto , Alberto Saa

Recent advancements in diffusion-based generative priors have enabled visually plausible image compression at extremely low bit rates. However, existing approaches suffer from slow sampling processes and suboptimal bit allocation due to…

Computer Vision and Pattern Recognition · Computer Science 2026-01-16 Yichong Xia , Yimin Zhou , Jinpeng Wang , Bin Chen
‹ Prev 1 3 4 5 6 7 10 Next ›