English
Related papers

Related papers: SMART-WRITE: Adaptive Learning-based Write Energy …

200 papers

With the recent advances in optical phase change material (PCM), photonic in-memory neurocomputing has demonstrated its superiority in optical neural network (ONN) designs with near-zero static power consumption, time-of-light latency, and…

Emerging Technologies · Computer Science 2021-12-17 Hanqing Zhu , Jiaqi Gu , Chenghao Feng , Mingjie Liu , Zixuan Jiang , Ray T. Chen , David Z. Pan

Phase-change memory (PCM) devices have multiple banks to serve memory requests in parallel. Unfortunately, if two requests go to the same bank, they have to be served one after another, leading to lower system performance. We observe that a…

Hardware Architecture · Computer Science 2019-08-22 Shihao Song , Anup Das , Onur Mutlu , Nagarajan Kandasamy

The speed of modern digital systems is severely limited by memory latency (the ``Memory Wall'' problem). Data exchange between Logic and Memory is also responsible for a large part of the system energy consumption. Logic--In--Memory (LiM)…

Hardware Architecture · Computer Science 2023-04-14 Fabrizio Ottati , Giovanna Turvani , Marco Vacca , Guido Masera

Spin Transfer Torque Random Access Memory (STT-RAM) has garnered interest due to its various characteristics such as non-volatility, low leakage power, high density. Its magnetic properties have a vital role in STT switching operations…

Hardware Architecture · Computer Science 2022-08-17 Saeed Seyedfaraji , Javad Talafy Daryani , Mohamed M. Sabry Aly , Semeen Rehman

Phase Change Memory (PCM) is an attractive candidate for main memory as it offers non-volatility and zero leakage power, while providing higher cell densities, longer data retention time, and higher capacity scaling compared to DRAM. In…

Hardware Architecture · Computer Science 2021-07-27 Aditya Narayan , Yvain Thonnart , Pascal Vivet , Ayse K. Coskun , Ajay Joshi

To mitigate the impact of noise and interference on multi-level-cell (MLC) flash memory with the use of low-density parity-check (LDPC) codes, we propose a dynamic write-voltage design scheme considering the asymmetric property of raw bit…

Signal Processing · Electrical Eng. & Systems 2022-09-07 Runbin Cai , Yi Fang , Zhifang Shi , Lin Dai , Guojun Han

With the emergence of Non-Volatile Memories (NVMs) and their shortcomings such as limited endurance and high power consumption in write requests, several studies have suggested hybrid memory architecture employing both Dynamic Random Access…

Operating Systems · Computer Science 2018-05-08 Reza Salkhordeh , Hossein Asadi

Herein, a bit-wise Convolutional Neural Network (CNN) in-memory accelerator is implemented using Spin-Orbit Torque Magnetic Random Access Memory (SOT-MRAM) computational sub-arrays. It utilizes a novel AND-Accumulation method capable of…

Machine Learning · Computer Science 2019-04-18 Arman Roohi , Shaahin Angizi , Deliang Fan , Ronald F DeMara

Stateful logic is a digital processing-in-memory technique that could address von Neumann memory bottleneck challenges while maintaining backward compatibility with standard von Neumann architectures. In stateful logic, memory cells are…

Emerging Technologies · Computer Science 2023-01-02 Barak Hoffer , Nicolás Wainstein , Christopher M. Neumann , Eric Pop , Eilam Yalon , Shahar Kvatinsky

Photonic Random-Access Memories (P-RAM) are an essential component for the on-chip non-von Neumann photonic computing by eliminating optoelectronic conversion losses in data links. Emerging Phase Change Materials (PCMs) have been showed…

Resistive memories have limited lifetime caused by limited write endurance and highly non-uniform write access patterns. Two main techniques to mitigate endurance-related memory failures are 1) wear-leveling, to evenly distribute the writes…

Hardware Architecture · Computer Science 2020-10-07 Leonid Yavits , Lois Orosa , Suyash Mahar , João Dinis Ferreira , Mattan Erez , Ran Ginosar , Onur Mutlu

This paper presents a PVT-resilient, subthreshold SRAM-based computing-in-memory (CIM) macro tailored for energy-efficient spiking neural networks (SNNs). The macro integrates in-situ current sensors and distributed voltage regulators to…

As DRAM and other transistor-based memory technologies approach their scalability limits, alternative storage solutions like Phase-Change Memory (PCM) are gaining attention for their scalability, fast access times, and zero leakage power.…

Data Structures and Algorithms · Computer Science 2025-11-11 Mahek Desai , Apoorva Rumale , Marjan Asadinia

This letter analyzes the scaling property of nanowire (NW) phase change memory (PCM) using analytic and numerical methods. The scaling scenarios of the three widely-used NW PCM peration schemes (constant electric field, voltage, and…

Mesoscale and Nanoscale Physics · Physics 2013-02-11 Jie Liu , Bin Yu , M. P. Anantram

Non-volatile memory (NVM) technologies suffer from limited write endurance. To address this challenge, we propose Predict and Write (PNW), a K/V-store that uses a clustering-based machine learning approach to extend the lifetime of NVMs.…

Databases · Computer Science 2020-11-06 Saeed Kargar , Heiner Litz , Faisal Nawab

Content addressable memory is popular in intelligent computing systems as it allows parallel content-searching in memory. Emerging CAMs show a promising increase in bitcell density and a decrease in power consumption than pure CMOS…

Systems and Control · Electrical Eng. & Systems 2024-09-17 Yihan Pan , Adrian Wheeldon , Mohammed Mughal , Shady Agwa , Themis Prodromakis , Alexantrou Serb

Spiking Neural Networks (SNNs) have emerged as a biologically inspired alternative to conventional deep networks, offering event-driven and energy-efficient computation. However, their throughput remains constrained by the serial update of…

Neural and Evolutionary Computing · Computer Science 2026-03-16 Hongyang Shang , Shuai Dong , Yahan Yang , Junyi Yang , Peng Zhou , Arindam Basu

Non-volatile memory (NVM) technologies such as PCM, ReRAM and STT-RAM allow processors to directly write values to persistent storage at speeds that are significantly faster than previous durable media such as hard drives or SSDs. Many…

Distributed, Parallel, and Cluster Computing · Computer Science 2017-09-11 Nachshon Cohen , Michal Friedman , James R. Larus

DRAM is the prevalent main memory technology, but its long access latency can limit the performance of many workloads. Although prior works provide DRAM designs that reduce DRAM access latency, their reduced storage capacities hinder the…

Hardware Architecture · Computer Science 2020-05-27 Haocong Luo , Taha Shahroodi , Hasan Hassan , Minesh Patel , Abdullah Giray Yaglikci , Lois Orosa , Jisung Park , Onur Mutlu

A Content Addressable Memory (CAM) is a memory primarily designed for high speed search operation. Parallel search scheme forms the basis of CAM, thus power reduction is the challenge associated with a large amount of parallel active…

Hardware Architecture · Computer Science 2014-07-01 Mohammed Zackriya. , Harish M Kittur