English
Related papers

Related papers: A Read Margin Enhancement Circuit with Dynamic Bia…

200 papers

Minimum Bayes Risk (MBR) decoding can significantly improve translation performance of Multilingual Large Language Models (MLLMs). However, MBR decoding is computationally expensive. We show how the recently developed Reinforcement Learning…

Computation and Language · Computer Science 2024-04-15 Guangyu Yang , Jinghong Chen , Weizhe Lin , Bill Byrne

In our earlier work [Appl. Phys. Lett. 92, 022509 (2008)], we proposed nonvolatile vortex random access memory (VRAM) based on the energetically stable twofold ground state of vortex-core magnetizations as information carrier. Here we…

Materials Science · Physics 2011-08-12 Young-Sang Yu , Hyunsung Jung , Ki-Suk Lee , Peter Fischer , Sang-Koog Kim

With the increasing digital services demand, performance and power-efficiency become vital requirements for digital circuits and systems. However, the enabling CMOS technology scaling has been facing significant challenges of device…

Hardware Architecture · Computer Science 2017-12-12 Yanxiang Huang

This paper proposes a learning framework, RoSE-Opt, to achieve robust and efficient analog circuit parameter optimization. RoSE-Opt has two important features. First, it incorporates key domain knowledge of analog circuit design, such as…

Hardware Architecture · Computer Science 2024-07-30 Weidong Cao , Jian Gao , Tianrui Ma , Rui Ma , Mouhacine Benosman , Xuan Zhang

There have been a plethora of research on multi-level memory devices, where the resistive random-access memory (RRAM) is a prominent example. Although it is easy to write an RRAM device into multiple (even quasi-continuous) states, it…

Emerging Technologies · Computer Science 2024-10-29 Yongxiang Li , Shiqing Wang , Zhong Sun

Resistive Random Access Memory (ReRAM) is a promising candidate for implementing Computing-in-Memory (CIM) architectures and neuromorphic circuits. ReRAM cells exhibit significant variability across different memristive devices and cycles,…

Although we may be at the end of Moore's law, lowering chip power consumption is still the primary driving force for the designers. To enable low-power operation, we propose a resonant energy recovery static random access memory (SRAM). We…

Emerging Technologies · Computer Science 2020-10-06 Riadul Islam , Biprangshu Saha , Ignatius Bezzam

Triple Modular Redundancy (TMR) is a suitable fault tolerant technique for SRAM-based FPGA. However, one of the main challenges in achieving 100% robustness in designs protected by TMR running on programmable platforms is to prevent upsets…

Hardware Architecture · Computer Science 2011-11-09 F. Lima Kastensmidt , L. Sterpone , L. Carro , M. Sonza Reorda

Due to the increasing popularity of DC loads and the potential for higher efficiency, DC microgrids are gaining significant attention. DC microgrids utilize multiple parallel converters to deliver sufficient power to the load. However, a…

Systems and Control · Electrical Eng. & Systems 2024-06-12 Naser Souri , Ali Mehrizi-Sani

Increased process variability and reliability issues present a major challenge for future SRAM trends. Non-intrusive and accurate SRAM stability measurement is crucial for estimating yield in large SRAM arrays. Conventional SRAM variability…

Hardware Architecture · Computer Science 2024-11-26 Bartomeu Alorda , Cristian Carmona , Gabriel Torrens , Sebastia Bota

This paper considers the problem of online feedback optimization to solve the AC Optimal Power Flow in real-time in power grids. This consists in continuously driving the controllable power injections and loads towards the optimal…

Systems and Control · Electrical Eng. & Systems 2021-11-18 Miguel Picallo , Saverio Bolognani , Florian Dörfler

Magnetic Random-Access Memory (MRAM) based p-bit neuromorphic computing devices are garnering increasing interest as a means to compactly and efficiently realize machine learning operations in Restricted Boltzmann Machines (RBMs). When…

Emerging Technologies · Computer Science 2020-02-04 Paul Wood , Hossein Pourmeidani , Ronald F. DeMara

On-chip buses are typically designed to meet performance constraints at worst-case conditions, including process corner, temperature, IR-drop, and neighboring net switching pattern. This can result in significant performance slack at more…

Hardware Architecture · Computer Science 2011-11-09 Himanshu Kaul , Dennis Sylvester , David Blaauw , Trevor Mudge , Todd Austin

Resistive random-access memory (RRAM) provides an excellent platform for analog matrix computing (AMC), enabling both matrix-vector multiplication (MVM) and the solution of matrix equations through open-loop and closed-loop circuit…

Signal Processing · Electrical Eng. & Systems 2025-12-05 Pushen Zuo , Zhong Sun

The demand for high-performance computing in machine learning and artificial intelligence has led to the development of specialized hardware accelerators like Tensor Processing Units (TPUs), Graphics Processing Units (GPUs), and…

Machine Learning · Computer Science 2025-09-08 Thore Gerlach , Nico Piatkowski

Energy-efficient methods are addressed for leveraging low energy barrier nanomagnetic devices within neuromorphic architectures. Using a Magnetoresistive Random Access Memory (MRAM) probabilistic device (p-bit) as the basis of neuronal…

Emerging Technologies · Computer Science 2020-05-06 Hossein Pourmeidani , Punyashloka Debashis , Zhihong Chen , Ronald F. DeMara , Ramtin Zand

As minimum area SRAM bit-cells are obtained when using cell ratio and pull-up ratio of 1, we analyze the possibility of decreasing the cell ratio from the conventional values comprised between 1.5-2.5 to 1. The impact of this option on…

Hardware Architecture · Computer Science 2024-11-28 Gabriel Torrens , Bartomeu Alorda , Cristian Carmona , Daniel Malagon-Perianez , Jaume Segura , Sebastia Antoni Bota

Optimal margin Distribution Machine (ODM) is a newly proposed statistical learning framework rooting in the novel margin theory, which demonstrates better generalization performance than the traditional large margin based counterparts.…

Machine Learning · Computer Science 2023-06-13 Yilin Wang , Nan Cao , Teng Zhang , Xuanhua Shi , Hai Jin

Over the past two decades, the storage capacity and access bandwidth of main memory have improved tremendously, by 128x and 20x, respectively. These improvements are mainly due to the continuous technology scaling of DRAM (dynamic…

Hardware Architecture · Computer Science 2017-12-25 Kevin K. Chang

The achievable acquisition rates of modern triggered nuclear physics experiments are heavily dependent on the readout software, in addition to the limits given by the utilized hardware. This paper presents an asynchronous readout scheme…

Instrumentation and Detectors · Physics 2019-02-19 M. Munch , J. H. Jensen , B. Löher , H. Törnqvist , H. T. Johansson
‹ Prev 1 4 5 6 7 8 10 Next ›