English
Related papers

Related papers: STL: Surprisingly Tricky Logic (for System Validat…

200 papers

We present a new approach for the design of a synthetic biological circuit whose behaviour is specified in terms of signal temporal logic (STL) formulae. We first show how to characterise with STL formulae the input/output behaviour of…

Logic in Computer Science · Computer Science 2013-06-20 Ezio Bartocci , Luca Bortolussi , Laura Nenzi

Machine learning techniques using neural networks have achieved promising success for time-series data classification. However, the models that they produce are challenging to verify and interpret. In this paper, we propose an explainable…

Formal Languages and Automata Theory · Computer Science 2023-07-04 Danyang Li , Mingyu Cai , Cristian-Ioan Vasile , Roberto Tron

Metric Temporal Logic (MTL) is a prominent specification formalism for real-time systems. In this paper, we show that the satisfiability problem for MTL over finite timed words is decidable, with non-primitive recursive complexity. We also…

Logic in Computer Science · Computer Science 2017-01-11 Joel Ouaknine , James Worrell

Formal analysis of functional and non-functional requirements is crucial in automotive systems. The behaviors of those systems often rely on complex dynamics as well as on stochastic behaviors. We have proposed a probabilistic extension of…

Software Engineering · Computer Science 2019-11-01 Li Huang , Tian Liang , Eun-Young Kang

Temporal logics are extensively used for the specification of on-going behaviours of reactive systems. Two significant developments in this area are the extension of traditional temporal logics with modalities that enable the specification…

Logic in Computer Science · Computer Science 2019-05-29 Patricia Bouyer , Orna Kupferman , Nicolas Markey , Bastien Maubert , Aniello Murano , Giuseppe Perelli

Trajectory planning is a critical process that enables autonomous systems to safely navigate complex environments. Signal temporal logic (STL) specifications are an effective way to encode complex temporally extended objectives for…

Systems and Control · Electrical Eng. & Systems 2024-03-20 Parv Kapoor , Eunsuk Kang , Romulo Meira-Goes

Signal Temporal Logic (STL) is a powerful framework for describing the complex temporal and logical behaviour of the dynamical system. Numerous studies have attempted to employ reinforcement learning to learn a controller that enforces STL…

Systems and Control · Electrical Eng. & Systems 2023-12-05 Naman Saxena , Gorantla Sandeep , Pushpak Jagtap

Cyber-physical system applications such as autonomous vehicles, wearable devices, and avionic systems generate a large volume of time-series data. Designers often look for tools to help classify and categorize the data. Traditional machine…

Signal Temporal Logic (STL) has become a popular tool for expressing formal requirements of Cyber-Physical Systems (CPS). The problem of verifying STL properties of neural network-controlled CPS remains a largely unexplored problem. In this…

Systems and Control · Electrical Eng. & Systems 2023-03-10 Navid Hashemi , Bardh Hoxha , Tomoya Yamaguchi , Danil Prokhorov , Geogios Fainekos , Jyotirmoy Deshmukh

The integration of cyber-physical systems (CPS) into everyday life raises the critical necessity of ensuring their safety and reliability. An important step in this direction is requirement mining, i.e. inferring formally specified system…

Machine Learning · Computer Science 2024-05-24 Gaia Saveri , Luca Bortolussi

We introduce a new family of temporal logics intended for specifications in motion planning (MP). It builds upon the signal temporal logic (STL), which is a linear-time logic over real-valued signals that possess quantitative semantics and…

Logic in Computer Science · Computer Science 2026-04-29 Kush Grover , Pratham Gupta , Jan Křetínský

Mission-time Linear Temporal Logic (MLTL), a widely used subset of popular specification logics like STL and MTL, is often used to model and verify real world systems in safety-critical contexts. As the results of formal verification are…

Logic in Computer Science · Computer Science 2025-01-30 Zili Wang , Katherine Kosaian , Kristin Yvonne Rozier

For over a decade, researchers in formal methods tried to create formalisms that permit natural specification of systems and allow mathematical reasoning about their correctness. The availability of fully-automated reasoning tools enables…

Software Engineering · Computer Science 2016-11-17 D. Paun , M. Chechik

We propose a new robustness score for continuous-time Signal Temporal Logic (STL) specifications. Instead of considering only the most severe point along the evolution of the signal, we use average scores to extract more information from…

Formal Languages and Automata Theory · Computer Science 2019-09-04 Noushin Mehdipour , Cristian-Ioan Vasile , Calin Belta

Large language models (LLMs) often achieve impressive predictive accuracy, yet correctness alone does not imply genuine understanding. True LLM understanding, analogous to human expertise, requires making consistent, well-founded decisions…

Computation and Language · Computer Science 2025-11-17 Sichao Li , Xinyue Xu , Xiaomeng Li

Signal temporal logic (STL) is an expressive language to specify time-bound real-world robotic tasks and safety specifications. Recently, there has been an interest in learning optimal policies to satisfy STL specifications via…

Machine Learning · Computer Science 2020-02-19 Harish Venkataraman , Derya Aksaray , Peter Seiler

Signal Temporal Logic (STL), has recently seen extensive development, owing to its rich expressivenes for autonomous planning and control. Nevertheless, existing verification and control synthesis methods are limited with respect to the…

Robotics · Computer Science 2026-05-28 Panagiotis Rousseas , Dimos V. Dimarogonas

During the project of a communication protocol, many design decisions influence the behavior of the protocol and its correctness. Formal specification and verification of the protocol may prove its correctness. In this paper, an example of…

Software Engineering · Computer Science 2017-10-26 Wiktor B. Daszczuk

We propose a policy search approach to learn controllers from specifications given as Signal Temporal Logic (STL) formulae. The system model, which is unknown but assumed to be an affine control system, is learned together with the control…

Systems and Control · Electrical Eng. & Systems 2023-03-07 Wenliang Liu , Mirai Nishioka , Calin Belta

There has been a growing interest in extracting formal descriptions of the system behaviors from data. Signal Temporal Logic (STL) is an expressive formal language used to describe spatial-temporal properties with interpretability. This…

Logic in Computer Science · Computer Science 2024-05-16 Danyang Li , Mingyu Cai , Cristian-Ioan Vasile , Roberto Tron