English
Related papers

Related papers: HighLight: Efficient and Flexible DNN Acceleration…

200 papers

The deployment of deep neural networks (DNNs) on resource-constrained edge devices such as field-programmable gate arrays (FPGAs) requires a careful balance of latency, power, and resource usage while maintaining high accuracy. Existing…

Hardware Architecture · Computer Science 2025-03-18 Binglei Lou , Ruilin Wu , Philip Leong

Ensembles of Deep Neural Networks (DNNs) have achieved qualitative predictions but they are computing and memory intensive. Therefore, the demand is growing to make them answer a heavy workload of requests with available computational…

Distributed, Parallel, and Cluster Computing · Computer Science 2022-08-31 Pierrick Pochelu , Serge G. Petiton , Bruno Conche

Spiking Neural Networks (SNNs) offer inherent advantages for low-power inference through sparse, event-driven computation. However, the theoretical energy benefits of SNNs are often decoupled from real hardware performance due to the opaque…

Hardware Architecture · Computer Science 2026-03-27 Ilkin Aliyev , Jesus Lopez , Tosiron Adegbija

In this paper we present Hyper-Dimensional Reconfigurable Analytics at the Tactical Edge (HyDRATE) using low-SWaP embedded hardware that can perform real-time reconfiguration at the edge leveraging non-MAC (free of floating-point…

Hardware accelerations of deep learning systems have been extensively investigated in industry and academia. The aim of this paper is to achieve ultra-high energy efficiency and performance for hardware implementations of deep neural…

Machine Learning · Computer Science 2018-02-20 Yanzhi Wang , Caiwen Ding , Zhe Li , Geng Yuan , Siyu Liao , Xiaolong Ma , Bo Yuan , Xuehai Qian , Jian Tang , Qinru Qiu , Xue Lin

Convolutional Neural Networks (CNNs) have emerged as a fundamental technology for machine learning. High performance and extreme energy efficiency are critical for deployments of CNNs in a wide range of situations, especially mobile…

The design of efficient hardware accelerators for high-throughput data-processing applications, e.g., deep neural networks, is a challenging task in computer architecture design. In this regard, High-Level Synthesis (HLS) emerges as a…

Hardware Architecture · Computer Science 2021-11-30 Lorenzo Ferretti , Andrea Cini , Georgios Zacharopoulos , Cesare Alippi , Laura Pozzi

FPGA architectures have recently been enhanced to meet the substantial computational demands of modern deep neural networks (DNNs). To this end, both FPGA vendors and academic researchers have proposed in-fabric blocks that perform…

Hardware Architecture · Computer Science 2025-02-07 Endri Taka , Ning-Chi Huang , Chi-Chih Chang , Kai-Chiang Wu , Aman Arora , Diana Marculescu

Sparse neural networks have been widely applied to reduce the computational demands of training and deploying over-parameterized deep neural networks. For inference acceleration, methods that discover a sparse network from a pre-trained…

Machine Learning · Computer Science 2021-06-16 Shiwei Liu , Decebal Constantin Mocanu , Yulong Pei , Mykola Pechenizkiy

Spiking Neural Networks (SNNs) are gaining attention for their energy efficiency and biological plausibility, utilizing 0-1 activation sparsity through spike-driven computation. While existing SNN accelerators exploit this sparsity to skip…

Hardware Architecture · Computer Science 2025-05-19 Chiyue Wei , Bowen Duan , Cong Guo , Jingyang Zhang , Qingyue Song , Hai "Helen" Li , Yiran Chen

We show that DNN accelerator micro-architectures and their program mappings represent specific choices of loop order and hardware parallelism for computing the seven nested loops of DNNs, which enables us to create a formal taxonomy of all…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-04-28 Xuan Yang , Mingyu Gao , Qiaoyi Liu , Jeff Ou Setter , Jing Pu , Ankita Nayak , Steven Emberton Bell , Kaidi Cao , Heonjae Ha , Priyanka Raina , Christos Kozyrakis , Mark Horowitz

Sparsity is a growing trend in modern DNN models. Existing Sparse-Sparse Matrix Multiplication (SpMSpM) accelerators are tailored to a particular SpMSpM dataflow (i.e., Inner Product, Outer Product or Gustavsons), that determines their…

Hardware Architecture · Computer Science 2023-01-27 Francisco Muñoz-Martínez , Raveesh Garg , José L. Abellán , Michael Pellauer , Manuel E. Acacio , Tushar Krishna

The computational demands of modern Deep Neural Networks (DNNs) are immense and constantly growing. While training costs usually capture public attention, inference demands are also contributing in significant computational, energy and…

In recent times, the trend in very large scale integration (VLSI) industry is multi-dimensional, for example, reduction of energy consumption, occupancy of less space, precise result, less power dissipation, faster response. To meet these…

Machine Learning · Computer Science 2021-07-02 Gaurab Bhattacharya

Spiking neural networks (SNNs) have manifested remarkable advantages in power consumption and event-driven property during the inference process. To take full advantage of low power consumption and improve the efficiency of these models…

Neural and Evolutionary Computing · Computer Science 2023-06-07 Jiangrong Shen , Qi Xu , Jian K. Liu , Yueming Wang , Gang Pan , Huajin Tang

Exploiting sparsity underlying neural networks has become one of the most potential methodologies to reduce the memory footprint, I/O cost, and computation workloads during inference. And the degree of sparsity one can exploit has become…

Hardware Architecture · Computer Science 2022-07-19 Ian En-Hsu Yen , Zhibin Xiao , Dongkuan Xu

The rapid advancement of wireless communication technologies, including 5G, emerging 6G networks, and the large-scale deployment of the Internet of Things (IoT), has intensified the need for efficient spectrum utilization. Automatic…

Hardware Architecture · Computer Science 2026-01-07 Kuilian Yang , Li Zhang , Ahmed M. Eltawil , Khaled Nabil Salama

Conventional deep convolutional neural networks (CNNs) apply convolution operators uniformly in space across all feature maps for hundreds of layers - this incurs a high computational cost for real-time applications. For many problems such…

Computer Vision and Pattern Recognition · Computer Science 2018-06-08 Mengye Ren , Andrei Pokrovsky , Bin Yang , Raquel Urtasun

FPGAs offer a flexible platform for accelerating deep neural network (DNN) inference, particularly for non-uniform workloads featuring fine-grained unstructured sparsity and mixed arithmetic precision. To leverage these redundancies, an…

Hardware Architecture · Computer Science 2024-07-09 Xilai Dai , Yuzong Chen , Mohamed S. Abdelfattah

Machine/deep-learning (ML/DL) based techniques are emerging as a driving force behind many cutting-edge technologies, achieving high accuracy on computer vision workloads such as image classification and object detection. However, training…

‹ Prev 1 3 4 5 6 7 10 Next ›