English
Related papers

Related papers: Reactive Synthesis Modulo Theories Using Abstracti…

200 papers

We present the Temporal Logic Synthesis Format (TLSF), a high-level format to describe synthesis problems via Linear Temporal Logic (LTL). The format builds upon standard LTL, but additionally allows to use high level constructs, such as…

Logic in Computer Science · Computer Science 2016-01-21 Swen Jacobs , Felix Klein

This paper investigates the problem of designing control policies that satisfy high-level specifications described by signal temporal logic (STL) in unknown, stochastic environments. While many existing works concentrate on optimizing the…

Systems and Control · Electrical Eng. & Systems 2024-12-16 Siqi Wang , Shaoyuan Li , Li Yin , Xiang Yin

In this paper, we investigate the problem of synthesizing strategies for linear temporal logic (LTL) specifications that are interpreted over finite traces -- a problem that is central to the automated construction of controllers, robot…

Logic in Computer Science · Computer Science 2018-09-03 Alberto Camacho , Meghyn Bienvenu , Sheila A. McIlraith

Deep Reinforcement Learning (DRL) has the potential to be used for synthesizing feedback controllers (agents) for various complex systems with unknown dynamics. These systems are expected to satisfy diverse safety and liveness properties…

Artificial Intelligence · Computer Science 2022-12-05 Nikhil Kumar Singh , Indranil Saha

We reformulate the signal temporal logic (STL) synthesis problem as a maximum a-posteriori (MAP) inference problem. To this end, we introduce the notion of random STL~(RSTL), which extends deterministic STL with random predicates. This new…

Robotics · Computer Science 2021-05-14 Ki Myung Brian Lee , Chanyeol Yoo , Robert Fitch

Mining specifications from execution traces presents an automated way of capturing characteristic system behaviors. However, existing approaches are largely restricted to Boolean abstractions of events, limiting their ability to express…

Logic in Computer Science · Computer Science 2026-03-10 Sam Nicholas Kouteili , William Fishell , Christian Scaff , Mark Santolucito , Ruzica Piskac

Temporal logics are powerful tools that are widely used for the synthesis and verification of reactive systems. The recent progress on Large Language Models (LLMs) has the potential to make the process of writing such specifications more…

Machine Learning · Computer Science 2024-06-12 William Murphy , Nikolaus Holzer , Nathan Koenig , Leyi Cui , Raven Rothkopf , Feitong Qiao , Mark Santolucito

We introduce a new approach for the synthesis of Mealy machines from specifications in linear-time temporal logic (LTL), where the number of cycles in the state graph of the implementation is limited by a given bound. Bounding the number of…

Logic in Computer Science · Computer Science 2016-05-06 Bernd Finkbeiner , Felix Klein

Many safety-critical systems must achieve high-level task specifications with guaranteed safety and correctness. Much recent progress towards this goal has been made through controller synthesis from temporal logic specifications. Existing…

Systems and Control · Electrical Eng. & Systems 2020-09-15 Rafael Rodrigues da Silva , Vince Kurtz , Hai Lin

Reactive synthesis is a paradigm for automatically building correct-by-construction systems that interact with an unknown or adversarial environment. We study how to do reactive synthesis when part of the specification of the system is that…

Logic in Computer Science · Computer Science 2018-04-23 Daniel J. Fremont , Sanjit A. Seshia

In this paper, we focus on the problem of compositional synthesis of controllers enforcing signal temporal logic (STL) tasks over a class of continuous-time nonlinear interconnected systems. By leveraging the idea of funnel-based control,…

Systems and Control · Electrical Eng. & Systems 2023-09-27 Siyuan Liu , Adnane Saoud , Pushpak Jagtap , Dimos V. Dimarogonas , Majid Zamani

Although it is widely accepted that every system should be robust, in the sense that "small" violations of environment assumptions should lead to "small" violations of system guarantees, it is less clear how to make this intuitive notion of…

Logic in Computer Science · Computer Science 2015-11-02 Paulo Tabuada , Daniel Neider

In real-time and safety-critical cyber-physical systems (CPSs), control synthesis must guarantee that generated policies meet stringent timing and correctness requirements under uncertain and dynamic conditions. Signal temporal logic (STL)…

Artificial Intelligence · Computer Science 2025-10-10 Xiaochen Tang , Zhenya Zhang , Miaomiao Zhang , Jie An

In formal synthesis of reactive systems an implementation of a system is automatically constructed from its formal specification. The great advantage of synthesis is that the resulting implementation is correct by construction; therefore…

Logic in Computer Science · Computer Science 2019-01-04 Hadas Kress-Gazit , Hazem Torfah

In this paper, we address the problem of the (reactive) realizability of specifications of theories richer than Booleans, including arithmetic theories. Our approach transforms theory specifications into purely Boolean specifications by (1)…

Logic in Computer Science · Computer Science 2023-10-27 Andoni Rodriguez , Cesar Sanchez

This paper presents an algorithmic framework for control synthesis of continuous dynamical systems subject to signal temporal logic (STL) specifications. We propose a novel algorithm to obtain a time-partitioned finite automaton from an STL…

Systems and Control · Electrical Eng. & Systems 2022-10-05 Qi Heng Ho , Roland B. Ilyes , Zachary N. Sunberg , Morteza Lahijanian

The deployment of autonomous systems in uncertain and dynamic environments has raised fundamental questions. Addressing these is pivotal to build fully autonomous systems and requires a systematic integration of planning and control. We…

Systems and Control · Electrical Eng. & Systems 2021-09-08 Lars Lindemann , George J. Pappas , Dimos V. Dimarogonas

This paper deals with the control synthesis problem for a continuous nonlinear dynamical system under a Linear Temporal Logic (LTL) formula. The proposed solution is a top-down hierarchical decomposition of the control problem involving…

Systems and Control · Computer Science 2021-04-09 Pierre-Jean Meyer , Dimos V. Dimarogonas

This paper considers the problem of controller synthesis of signal temporal logic (STL) specifications for large-scale multi-agent systems, where the agents are dynamically coupled and subject to collaborative tasks. A compositional…

Systems and Control · Electrical Eng. & Systems 2025-03-18 Siyuan Liu , Adnane Saoud , Dimos V. Dimarogonas

We propose a signal temporal logic (STL)-based framework that rigorously verifies the feasibility of a mission described in STL and synthesizes control to safely execute it. The proposed framework ensures safe and reliable operation through…

Systems and Control · Electrical Eng. & Systems 2026-02-27 Joonwon Choi , Kartik Anand Pant , Youngim Nam , Henry Hellmann , Karthik Nune , Inseok Hwang