English
Related papers

Related papers: Addressing Variability in Reuse Prediction for Las…

200 papers

An effective way to improve energy efficiency is to throttle hardware resources to meet a certain performance target, specified as a QoS constraint, associated with all applications running on a multicore system. Prior art has proposed…

Hardware Architecture · Computer Science 2019-11-14 Mehrzad Nejat , Madhavan Manivannan , Miquel Pericas , Per Stenstrom

Randomized, skewed caches (RSCs) such as CEASER-S have recently received much attention to defend against contention-based cache side channels. By randomizing and regularly changing the mapping(s) of addresses to cache sets, these…

Cryptography and Security · Computer Science 2022-09-30 Thomas Unterluggauer , Austin Harris , Scott Constable , Fangfei Liu , Carlos Rozas

As transistor-based memory technologies like dynamic random access memory (DRAM) approach their scalability limits, the need to explore alternative storage solutions becomes increasingly urgent. Phase-change memory (PCM) has gained…

Hardware Architecture · Computer Science 2025-12-02 Mahek Desai , Rowena Quinn , Marjan Asadinia

Cache plays an important role to maintain high and stable performance (i.e. high throughput, low tail latency and throughput jitter) in storage systems. Existing rule-based cache management methods, coupled with engineers' manual…

Hardware Architecture · Computer Science 2022-03-28 Ji Zhang , Xijun Li , Xiyao Zhou , Mingxuan Yuan , Zhuo Cheng , Keji Huang , Yifan Li

We consider elastic resource provisioning in the cloud, focusing on in-memory key-value stores used as caches. Our goal is to dynamically scale resources to the traffic pattern minimizing the overall cost, which includes not only the…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-02-14 Damiano Carra , Giovanni Neglia , Pietro Michiardi

The current workloads and applications are highly diversified, facing critical challenges such as the Power Wall and the Memory Wall Problem. Different strategies over the multiple levels of Caches have evolved to mitigate these problems.…

Hardware Architecture · Computer Science 2023-04-13 Murali Dadi , Shubhang Pandey , Aparna Behera , T G Venkatesh

This work studies how to adaptively recompute key-value (KV) caches for diffusion large language models (DLMs) to maximize prediction accuracy while minimizing decoding latency. Prior methods' decoders recompute QKV for all tokens at every…

Computation and Language · Computer Science 2025-12-30 Quan Nguyen-Tri , Mukul Ranjan , Zhiqiang Shen

High Performance and Energy Efficiency are critical requirements for Internet of Things (IoT) end-nodes. Exploiting tightly-coupled clusters of programmable processors (CMPs) has recently emerged as a suitable solution to address this…

Hardware Architecture · Computer Science 2023-09-06 Jie Chen , Igor Loi , Eric Flamand , Giuseppe Tagliavini , Luca Benini , Davide Rossi

In modern GPU inference, cache efficiency remains a major bottleneck, and heuristic policies such as \textsc{LRU} can perform far worse than the offline optimum. Existing learning-based caching systems improve hit rates mainly through…

The growing demand for efficient cloud storage solutions has led to the widespread adoption of Solid-State Drives (SSDs) for caching in cloud block storage systems. The management of data writes to SSD caches plays a crucial role in…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-01-30 Chiyu Cheng , Chang Zhou , Yang Zhao , Jin Cao

In this paper, we propose a practical and effective approach allowing designers to optimize multi-level cache size at the early system design phase. Our key contribution is to generalize the reuse distance analysis method and develop an…

Hardware Architecture · Computer Science 2021-09-13 Cheng-Lin Tsai , Ren-Song Tsay

Key-value (KV) cache memory management is the primary bottleneck limiting throughput and cost-efficiency in large-scale GPU inference serving. Current systems suffer from three compounding inefficiencies: (1) the absence of unified KV cache…

Hardware Architecture · Computer Science 2026-05-01 Sanjeev Rao Ganjihal

Serving large language models (LLMs) is important for cloud providers, and caching intermediate results (KV\$) after processing each request substantially improves serving throughput and latency. However, there is limited understanding of…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-02-17 Jiahao Wang , Jinbo Han , Xingda Wei , Sijie Shen , Dingyan Zhang , Chenguang Fang , Rong Chen , Wenyuan Yu , Haibo Chen

Elasticity is one important feature in modern cloud computing systems and can result in computation failure or significantly increase computing time. Such elasticity means that virtual machines over the cloud can be preempted under a short…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-07-26 Mingyue Ji , Xiang Zhang , Kai Wan

We address LLM serving workloads where repeated requests share a common solution structure but differ in localized constraints, such as output schema, variable names, or numeric constants. Prior caching approaches typically reuse either…

Operating Systems · Computer Science 2026-04-01 Azam Nouri

Spin-Transfer Torque RAM (STT-RAM) is widely considered a promising alternative to SRAM in the memory hierarchy due to STT-RAM's non-volatility, low leakage power, high density, and fast read speed. The STT-RAM's small feature size is…

Hardware Architecture · Computer Science 2019-08-12 Kyle Kuan , Tosiron Adegbija

Vision-Language Models (VLMs) have demonstrated impressive performance across a versatile set of tasks. A key challenge in accelerating VLMs is storing and accessing the large Key-Value (KV) cache that encodes long visual contexts, such as…

Computer Vision and Pattern Recognition · Computer Science 2024-11-01 Dezhan Tu , Danylo Vashchilenko , Yuzhe Lu , Panpan Xu

Efficient memory access patterns play a crucial role in determining the overall performance of applications by exploiting temporal and spatial locality, thus maximizing cache locality. The Reuse Distance Histogram (RDH) is a widely used…

Performance · Computer Science 2025-09-24 Abdur Razzak , Atanu Barai , Nandakishore Santhi , Abdel-Hameed A. Badawy

In recent years, SSDs have gained tremendous attention in computing and storage systems due to significant performance improvement over HDDs. The cost per capacity of SSDs, however, prevents them from entirely replacing HDDs in such…

Performance · Computer Science 2018-05-18 Reza Salkhordeh , Shahriar Ebrahimi , Hossein Asadi

In the field of instruction-following large vision-language models (LVLMs), the efficient deployment of these models faces challenges, notably due to the high memory demands of their key-value (KV) caches. Conventional cache management…

Computer Vision and Pattern Recognition · Computer Science 2024-07-26 Zuyan Liu , Benlin Liu , Jiahui Wang , Yuhao Dong , Guangyi Chen , Yongming Rao , Ranjay Krishna , Jiwen Lu