Related papers: A Software-based Low-Jitter Servo Clock for Inexpe…

A simple data-aided scheme for sampling clock synchronisation in reduced-guard-interval coherent optical orthogonal frequency division multiplexing (RGI-CO-OFDM) systems is proposed. In the proposed scheme, the sampling clock offset (SCO)…

In the last decade, quantum computing has grown from novel physics experiments with a few qubits to commercial systems with hundreds of qubits. As quantum computers continue to grow in qubit count, the classical control systems must scale…

Clock generators are an essential and critical building block of any communication link, whether it be wired or wireless, and they are increasingly critical given the push for lower I/O power and higher bandwidth in Systems-on-Chip (SoCs)…

Atom-like quantum systems in solids have been proposed as a compact alternative for atomic clocks, but realizing the potential of solid-state technology will requires an architecture design which overcomes traditional limitations such as…

Deep learning has emerged as an effective solution for addressing the challenges of short-term voltage stability assessment (STVSA) in power systems. However, existing deep learning-based STVSA approaches face limitations in adapting to…

In this thesis, advanced design technique in sliding mode control (SMC) is presented with focus on PID (Proportional-Integral-Derivative) type Sliding surfaces based Sliding mode control with improved power rate exponential reaching law for…

Permanent magnet synchronous motors (PMSM) are widely used due to their numerous benefits. It is critical to get rotor position and speed information in order to operate the motor accurately. Sensorless control techniques have emerged as a…

Photoplethysmography (PPG) is an attractive method to acquire vital signs such as heart rate and blood oxygenation and is frequently used in clinical and at-home settings. Continuous operation of health monitoring devices demands a low…

The SAMpler for PICosecond time (SAMPIC) chip has been designed by a collaboration including CEA/IRFU/SEDI, Saclay and CNRS/LAL/SERDI, Orsay. It benefits from both the quick response of a time to digital converter and the versatility of a…

Clock synchronization is ubiquitous in wireless systems for communication, sensing and control. In this paper we design a scalable system in which an indefinite number of passively receiving wireless units can synchronize to a single master…

Spiking Neural Networks (SNNs) offer high energy efficiency and event-driven computation, ideal for low-power edge AI. Their hardware implementation on FPGAs, however, faces challenges due to heavy computation, large memory use, and limited…

We consider the problem of PMU-based state estimation combining information coming from ubiquitous power demand time series and only a limited number of PMUs. Conversely to recent literature in which synchrophasor devices are often assumed…

We present a coherent-population trapping (CPT) microcell atomic clock using symmetric auto-balanced Ramsey (SABR) spectroscopy. The pulsed SABR sequence is applied through direct current-based power modulation of the vertical-cavity…

This paper presents a new predictive second order sliding controller (PSSC) formulation for setpoint tracking of constrained linear systems. The PSSC scheme is developed by combining the concepts of model predictive control (MPC) and second…

Timing and power consumption play an important role in the design of embedded systems. Furthermore, both properties are directly related to the safety requirements of many embedded systems. With regard to availability requirements, power…

This paper describes two research projects that develop new low-cost techniques for testing devices with multiple high-speed (2 to 5 Gbps) signals. Each project uses commercially available components to keep costs low, yet achieves…

In this article, we present a new control theoretic distributed time synchronization algorithm, named PISync, in order to synchronize sensor nodes in Wireless Sensor Networks (WSNs). PISync algorithm is based on a Proportional-Integral (PI)…

With the proposition to install a large number of phasor measurement units (PMUs) in the future power grid, it is essential to provide robust communications infrastructure for phasor data across the network. We make progress in this…

This paper proposes a spectral-based tuning method for proportional-integral (PI) controllers in integrating-plus-dead-time (IPDT) systems. The design objective is to achieve unified exponential decay for both reference tracking and…

A key distinguishing feature of single flux quantum (SFQ) circuits is that each logic gate is clocked. This feature forces the introduction of path-balancing flip-flops to ensure proper synchronization of inputs at each gate. This paper…