English
Related papers

Related papers: Top-Down Transaction-Level Design with TL-Verilog

200 papers

We present Stratified Metric Temporal Logic (SMTL), a novel formalism for specifying and verifying properties of complex cyber-physical systems that exhibit behaviors across multiple temporal and abstraction scales. SMTL extends existing…

Systems and Control · Electrical Eng. & Systems 2025-01-13 Ali Baheri , Peng Wei

We introduce a novel logic-based system for reasoning over data streams, which relies on a framework enabling a tight, fine-tuned interaction between Apache Flink and the I^2-DLV system. The architecture allows to take advantage from both…

Artificial Intelligence · Computer Science 2021-08-09 Francesco Calimeri , Marco Manna , Elena Mastria , Maria Concetta Morelli , Simona Perri , Jessica Zangari

Many algorithms for congestion control, scheduling, network measurement, active queue management, security, and load balancing require custom processing of packets as they traverse the data plane of a network switch. To run at line rate,…

Networking and Internet Architecture · Computer Science 2016-02-02 Anirudh Sivaraman , Mihai Budiu , Alvin Cheung , Changhoon Kim , Steve Licking , George Varghese , Hari Balakrishnan , Mohammad Alizadeh , Nick McKeown

Transactional data structure libraries (TDSL) combine the ease-of-programming of transactions with the high performance and scalability of custom-tailored concurrent data structures. They can be very efficient thanks to their ability to…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-02-17 Gal Assa , Hagar Meir , Guy Golan-Gueta , Idit Keidar , Alexander Spiegelman

Large language model (LLM)-based multi-agent systems have shown strong potential for complex reasoning by coordinating specialized agents through structured communication. However, existing topology-evolution methods typically construct or…

Computation and Language · Computer Science 2026-05-19 Taolin Zhang , Zijie Zhou , Jiuheng Wan , Tingyuan Hu , Chengyu Wang , Xiaofeng He , Richang Hong

Nowadays, success of financial organizations heavily depends on their ability to process digital traces generated by their clients, e.g., transaction histories, gathered from various sources to improve user modeling pipelines. As…

Reconstructing system-level behavior from silicon traces is a critical problem in post-silicon validation of System-on-Chip designs. Current industrial practice in this area is primarily manual, depending on collaborative insights of the…

Hardware Architecture · Computer Science 2020-05-07 Yuting Cao , Hao Zheng , Sandip Ray , Jin Yang

The current manufacturing technology allows the integration of a complex multiprocessor system on one piece of silicon (MPSoC for Multiprocessor System-on- Chip). One way to manage the growing complexity of these systems is to increase the…

Hardware Architecture · Computer Science 2014-08-06 Abdelhakim Alali , Ismail Assayad , Mohamed Sadik

Recent advancements in large language models (LLMs) have sparked significant interest in the automatic generation of Register Transfer Level (RTL) designs, particularly using Verilog. Current research on this topic primarily focuses on…

Hardware Architecture · Computer Science 2025-04-22 Ning Wang , Bingkun Yao , Jie Zhou , Xi Wang , Zhe Jiang , Nan Guan

Reinforcement learning (RL) has become the pivotal post-training technique for large language model (LLM). Effectively scaling reinforcement learning is now the key to unlocking advanced reasoning capabilities and ensuring safe,…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-09-10 Zhixin Wang , Tianyi Zhou , Liming Liu , Ao Li , Jiarui Hu , Dian Yang , Yinhui Lu , Jinlong Hou , Siyuan Feng , Yuan Cheng , Yuan Qi

Online Transaction Processing (OLTP) is a classic application with a growing business. CPU-based OLTP has low lock serving efficiency. The main reason is that most locks are cold, and the lock agent must issue frequent memory accesses to…

Hardware Architecture · Computer Science 2026-05-14 Shien Zhu , Gustavo Alonso

Typical design flows are hierarchical and rely on assembling many individual technology elements from standard cells to complete boards. Providers use compact models to provide simplified views of their products to their users. Designers…

Hardware Architecture · Computer Science 2021-04-23 Dan Alexandrescu , Aneesh Balakrishnan , Thomas Lange , Maximilien Glorieux

Transferring composite data structures with variable-length fields often requires designing non-trivial protocols that are not compatible between hardware designs. When each project designs its own data format and protocols the ability to…

Programming Languages · Computer Science 2022-12-22 Yongding Tian , Zaid Al-Ars , Peter Hofstee

Vision-Language Navigation (VLN) presents a unique challenge for Large Vision-Language Models (VLMs) due to their inherent architectural mismatch: VLMs are primarily pretrained on static, disembodied vision-language tasks, which…

Computer Vision and Pattern Recognition · Computer Science 2026-04-21 Jiaxing Liu , Zexi Zhang , Xiaoyan Li , Boyue Wang , Yongli Hu , Baocai Yin

Modern Hardware Description Languages (HDLs) such as SystemVerilog or VHDL are, due to their sheer complexity, insufficient to transport designs through modern circuit design flows. Instead, each design automation tool lowers HDLs to its…

Programming Languages · Computer Science 2020-04-08 Fabian Schuiki , Andreas Kurth , Tobias Grosser , Luca Benini

As an essential part of modern hardware design, manually writing Register Transfer Level (RTL) code such as Verilog is often labor-intensive. Following the tremendous success of large language models (LLMs), researchers have begun to…

Software Engineering · Computer Science 2025-04-15 Peiyang Wu , Nan Guo , Junliang Lv , Xiao Xiao , Xiaochun Ye

Understanding communication behavior in modern system-on-chip (SoC) designs is critical for functional verification, performance analysis, and post-silicon debugging. Communication traces capture message exchanges among system components…

Hardware Architecture · Computer Science 2026-04-20 Bardia Nadimi , Hao Zheng

This paper introduces KOS-TL (Knowledge Operation System Type Logic), a novel constructive framework designed to provide a rigorous logical foundation for autonomous and executable knowledge systems. Traditional knowledge representation…

Computation and Language · Computer Science 2026-01-06 Peng Chen

Virtualization is the abstraction of details. Algorithms and programming languages provide abstraction, too. Virtualization of hardware and embedded systems is becoming more and more important in heterogeneous environments and networks,…

Hardware Architecture · Computer Science 2023-02-07 Stefan Bosse

Large Language Models (LLMs) have demonstrated extraordinary performance across a broad array of applications, from traditional language processing tasks to interpreting structured sequences like time-series data. Yet, their effectiveness…

Databases · Computer Science 2023-07-18 Shuhao Zhang , Xianzhi Zeng , Yuhao Wu , Zhonghao Yang