English
Related papers

Related papers: Simultaneous Multi Layer Access: A High Bandwidth …

200 papers

Stacked intelligent metasurfaces (SIMs) have recently gained attention as a paradigm for wave-domain signal processing with reduced reliance on costly radio-frequency (RF) chains. However, conventional SIMs rely on uniform inter-layer…

Information Theory · Computer Science 2025-10-29 Hong Niu , Jiancheng An , Chau Yuen

Existing large language model (LLM) serving systems fall into two categories: 1) a unified system where prefill phase and decode phase are co-located on the same GPU, sharing the unified computational resource and storage, and 2) a…

Computation and Language · Computer Science 2025-04-29 Ke Hong , Lufang Chen , Zhong Wang , Xiuhong Li , Qiuli Mao , Jianping Ma , Chao Xiong , Guanyu Wu , Buhe Han , Guohao Dai , Yun Liang , Yu Wang

Even with generational improvements in DRAM technology, memory access latency still remains the major bottleneck for application accelerators, primarily due to limitations in memory interface IPs which cannot fully account for variations in…

Hardware Architecture · Computer Science 2021-08-24 Sasindu Wijeratne , Sanket Pattnaik , Zhiyu Chen , Rajgopal Kannan , Viktor Prasanna

The revolutionary technology of \emph{Stacked Intelligent Metasurfaces (SIM)} has been recently shown to be capable of carrying out advanced signal processing directly in the native electromagnetic (EM) wave domain. An SIM is fabricated by…

Information Theory · Computer Science 2023-05-16 Jiancheng An , Chao Xu , Derrick Wing Kwan Ng , George C. Alexandropoulos , Chongwen Huang , Chau Yuen , Lajos Hanzo

Rate-Splitting Multiple Access (RSMA) has emerged as a potent and reliable multiple access and interference management technique in wireless communications. While downlink Multiple-Input Multiple-Ouput (MIMO) RSMA has been widely…

Information Theory · Computer Science 2024-06-04 Jiawei Xu , Bruno Clerckx

The demand for efficient machine learning (ML) accelerators is growing rapidly, driving the development of novel computing concepts such as resistive random access memory (RRAM)-based tiled computing-in-memory (CIM) architectures. CIM…

Hardware Architecture · Computer Science 2024-01-18 Rebecca Pelke , Jose Cubero-Cascante , Nils Bosbach , Felix Staudigl , Rainer Leupers , Jan Moritz Joseph

SoCs are now designed with their own AI accelerator segment to accommodate the ever-increasing demand of Deep Learning (DL) applications. With powerful MAC engines for matrix multiplications, these accelerators show high computing…

Hardware Architecture · Computer Science 2023-11-15 Kaniz Mishty , Mehdi Sadi

Multiple-input, multiple-output (MIMO) technology provides high data rate and enhanced QoS for wireless com- munications. Since the benefits from MIMO result in a heavy computational load in detectors, the design of low-complexity…

Hardware Architecture · Computer Science 2015-03-17 Ni-Chun Wang , Ezio Biglieri , Kung Yao

Stacked intelligent metasurfaces (SIMs) have emerged as a powerful paradigm for wave-domain signal processing, enabling fine-grained control over electromagnetic (EM) propagation in next-generation wireless systems. However, conventional…

Information Theory · Computer Science 2026-03-12 Hong Niu , Chau Yuen , Marco Di Renzo , Mérouane Debbah , H. Vincent Poor

Memory management is necessary with the increasing number of multi-connected AI devices and data bandwidth issues. For this purpose, high-speed multi-port memory is used. The traditional multi-port memory solutions are hard-bounded to a…

Hardware Architecture · Computer Science 2024-11-08 Narendra Singh Dhakad , Santosh Kumar Vishvakarma

Next-generation wireless networks are expected to utilize the limited radio frequency (RF) resources more efficiently with the aid of intelligent transceivers. To this end, we propose a promising transceiver architecture relying on stacked…

Information Theory · Computer Science 2023-11-17 Jiancheng An , Chau Yuen , Chao Xu , Hongbin Li , Derrick Wing Kwan Ng , Marco Di Renzo , Mérouane Debbah , Lajos Hanzo

Memory system is often the main bottleneck in chipmultiprocessor (CMP) systems in terms of latency, bandwidth and efficiency, and recently additionally facing capacity and power problems in an era of big data. A lot of research works have…

Hardware Architecture · Computer Science 2014-04-10 Licheng Chen , Tianyue Lu , Yanan Wang , Mingyu Chen , Yuan Ruan , Zehan Cui , Yongbing Huang , Mingyang Chen , Jiutian Zhang , Yungang Bao

Sparse matrix vector multiplication (SpMV) is central to numerous data-intensive applications, but requires streaming indirect memory accesses that severely degrade both processing and memory throughput in state-of-the-art architectures.…

Hardware Architecture · Computer Science 2023-11-20 Chi Zhang , Paul Scheffler , Thomas Benz , Matteo Perotti , Luca Benini

Spatial division multiple access (SDMA) is essential to improve the spectrum efficiency for multi-user multiple-input multiple-output (MIMO) communications. The classical SDMA for massive MIMO with hybrid precoding heavily relies on the…

Signal Processing · Electrical Eng. & Systems 2023-01-24 Zidong Wu , Linglong Dai

Cross-core communication is increasingly a bottleneck as the number of processing elements increase per system-on-chip. Typical hardware solutions to cross-core communication are often inflexible; while software solutions are flexible, they…

Hardware Architecture · Computer Science 2021-01-21 Qinzhe Wu , Jonathan Beard , Ashen Ekanayake , Andreas Gerstlauer , Lizy K. John

Serving long-context LLMs is costly because attention computation grows linearly with context length. Dynamic sparse attention algorithms (DSAs) mitigate this by attending only to the key-value (KV) cache of critical tokens. However, with…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-09-30 Qihui Zhou , Peiqi Yin , Pengfei Zuo , James Cheng

This paper investigates a new class of carrier-sense multiple access (CSMA) protocols that employ deep reinforcement learning (DRL) techniques for heterogeneous wireless networking, referred to as carrier-sense deep-reinforcement learning…

Networking and Internet Architecture · Computer Science 2018-10-17 Yiding Yu , Soung Chang Liew , Taotao Wang

While reduction in feature size makes computation cheaper in terms of latency, area, and power consumption, performance of emerging data-intensive applications is determined by data movement. These trends have introduced the concept of…

Hardware Architecture · Computer Science 2018-03-19 Bahar Asgari , Saibal Mukhopadhyay , Sudhakar Yalamanchili

Rate Splitting Multiple Access (RSMA) has emerged as an effective interference management scheme for applications that require high data rates. Although RSMA has shown advantages in rate enhancement and spectral efficiency, it has yet not…

Networking and Internet Architecture · Computer Science 2023-03-14 Nguyen Quang Hieu , Diep N. Nguyen , Dinh Thai Hoang , Eryk Dutkiewicz

Offloading communication to existing direct memory access (DMA) engines, available on most state-of-the-art commercial GPUs, has emerged as an interesting and low-cost solution to efficiently overlap computation and communication in machine…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-04-13 Suchita Pati , Shaizeen Aga , Mahzabeen Islam , Ryan Quach , Saleel Kudchadker , Mohamed Assem Ibrahim
‹ Prev 1 3 4 5 6 7 10 Next ›