English
Related papers

Related papers: FPGA Based Efficient Multiplier for Image Processi…

200 papers

Electronic devices primarily aim to offer low power consumption, high speed, and a compact area. The performance of very large-scale integration (VLSI) devices is influenced by arithmetic operations, where multiplication is a crucial…

Hardware Architecture · Computer Science 2025-06-16 Ali Ranjbar , Elham Esmaeili , Roghayeh Rafieisangari , Nabiollah Shiri

Multipliers are widely-used arithmetic operators in digital signal processing and machine learning circuits. Due to their relatively high complexity, they can have high latency and be a significant source of power consumption. One strategy…

Hardware Architecture · Computer Science 2023-10-17 Shervin Vakili , Mobin Vaziri , Amirhossein Zarei , J. M. Pierre Langlois

Approximate computing is a promising approach to reduce the power, delay, and area in hardware design for many error-resilient applications such as machine learning (ML) and digital signal processing (DSP) systems, in which multipliers…

Hardware Architecture · Computer Science 2023-10-31 Zhen Li , Hao Zhou , Lingli Wang

Multiple Constant Multiplication (MCM) over integers is a frequent operation arising in embedded systems that require highly optimized hardware. An efficient way is to replace costly generic multiplication by bit-shifts and additions, i.e.…

Hardware Architecture · Computer Science 2022-10-11 Rémi Garcia , Anastasia Volkova

There is a recent trend in artificial intelligence (AI) inference towards lower precision data formats down to 8 bits and less. As multiplication is the most complex operation in typical inference tasks, there is a large demand for…

Hardware Architecture · Computer Science 2024-05-06 Andreas Böttcher , Martin Kumm

Memristive Processing In-Memory (PIM) is one of the promising techniques for overcoming the Von-Neumann bottleneck. Reduction of data transfer between processor and memory and data processing by memristors in data-intensive applications…

Emerging Technologies · Computer Science 2024-10-15 Seyed Erfan Fatemieh , Bahareh Bagheralmoosavi , Mohammad Reza Reshadinezhad

The rapid updates in error-resilient applications along with their quest for high throughput have motivated designing fast approximate functional units for Field-Programmable Gate Arrays (FPGAs). Studies that proposed imprecise functional…

Hardware Architecture · Computer Science 2022-06-29 Zahra Ebrahimi , Muhammad Zaid , Mark Wijtvliet , Akash Kumar

In this paper, the authors propose the idea of a combined integer and floating point multiplier(CIFM) for FPGAs. The authors propose the replacement of existing 18x18 dedicated multipliers in FPGAs with dedicated 24x24 multipliers designed…

Hardware Architecture · Computer Science 2016-11-17 Himanshu Thapliyal , Hamid R. Arabnia , A. P Vinod

Resistive random access memory (ReRAM) is a promising technology that can perform low-cost and in-situ matrix-vector multiplication (MVM) in analog domain. Scientific computing requires high-precision floating-point (FP) processing.…

Hardware Architecture · Computer Science 2023-10-18 Linghao Song , Fan Chen , Xuehai Qian , Hai Li , Yiran Chen

Montgomery modular multiplication is widely-used in public key cryptosystems (PKC) and affects the efficiency of upper systems directly. However, modulus is getting larger due to the increasing demand of security, which results in a heavy…

Cryptography and Security · Computer Science 2026-03-17 Yuxuan Zhang , Hua Guo , Chen Chen , Yewei Guan , Xiyong Zhang , Zhenyu Guan

Low-precision arithmetic operations to accelerate deep-learning applications on field-programmable gate arrays (FPGAs) have been studied extensively, because they offer the potential to save silicon area or increase throughput. However,…

Signal Processing · Electrical Eng. & Systems 2019-11-20 Julian Faraone , Martin Kumm , Martin Hardieck , Peter Zipf , Xueyuan Liu , David Boland , Philip H. W. Leong

The utilization of finite field multipliers is pervasive in contemporary digital systems, with hardware implementation for bit parallel operation often necessitating millions of logic gates. However, various digital design issues, whether…

Information Theory · Computer Science 2023-07-27 Saeideh Nabipour , Javad Javidan

Elliptic curve cryptography (ECC) has emerged as the dominant public-key protocol, with NIST standardizing parameters for binary field GF(2^m) ECC systems. This work presents a hardware implementation of a Hybrid Multiplication technique…

Cryptography and Security · Computer Science 2025-06-25 Ruby Kumari , Gaurav Purohit , Abhijit Karmakar

Multiplication is a core operation in modern neural network (NN) computations, contributing significantly to energy consumption. The linear-complexity multiplication (L-Mul) algorithm is specifically proposed as an approximate…

Hardware Architecture · Computer Science 2024-12-30 Ruiqi Chen , Yangxintong Lyu , Han Bao , Bruno da Silva

For FPGA-based neural network accelerators, digital signal processing (DSP) blocks have traditionally been the cornerstone for handling multiplications. This paper introduces LUTMUL, which harnesses the potential of look-up tables (LUTs)…

Hardware Architecture · Computer Science 2024-11-20 Yanyue Xie , Zhengang Li , Dana Diaconu , Suranga Handagala , Miriam Leeser , Xue Lin

This paper proposes an low power approximate multiplier architecture for deep neural network (DNN) applications. A 4:2 compressor, introducing only a single combination error, is designed and integrated into an 8x8 unsigned multiplier. This…

Hardware Architecture · Computer Science 2025-09-03 Pragun Jaswal , L. Hemanth Krishna , B. Srinivasu

Two-dimensional Fourier transform plays a significant role in a variety of image processing problems, such as medical image processing, digital holography, correlation pattern recognition, hybrid digital optical processing, optical…

Hardware Architecture · Computer Science 2018-10-17 Atin Mukherjee , Debesh Choudhury

Transformer-based large language models (LLMs) rely heavily on intensive matrix multiplications for attention and feed-forward layers, with the Q, K, and V linear projections in the Multi-Head Self-Attention (MHA) module constituting a…

Hardware Architecture · Computer Science 2025-05-22 Richie Li , Sicheng Chen

We present a novel framework for designing multiplierless kernel machines that can be used on resource-constrained platforms like intelligent edge devices. The framework uses a piecewise linear (PWL) approximation based on a margin…

Machine Learning · Computer Science 2022-09-12 Abhishek Ramdas Nair , Pallab Kumar Nath , Shantanu Chakrabartty , Chetan Singh Thakur

The purpose of this study was to present image reconstruction methods for magnetic particle imaging (MPI) with a field-free-line (FFL) encoding scheme and to propose the use of the maximum likelihood-expectation maximization (ML-EM)…

Medical Physics · Physics 2016-06-13 Kenya Murase
‹ Prev 1 2 3 10 Next ›