English
Related papers

Related papers: Instruction-set Selection for Multi-application ba…

200 papers

ASIPs are designed in order to execute instructions of a particular domain of applications. The designing of ASIPs addresses the major challenges faced by a system on chip such as size, cost, performance and energy consumption. The higher…

Hardware Architecture · Computer Science 2014-12-25 T. M. R. L. B. Abeysinghe , N. Hassan , R. G. Ragel

An Application-Specific Instruction Set Processor(ASIP) is a specialized microprocessor that provides a trade-off between the programmability of a General Purpose Processor (GPP) and the performance and energy-efficiency of dedicated…

Hardware Architecture · Computer Science 2025-12-16 Evgenii Rezunov , Niko Zurstraßen , Lennart M. Reimann , Rainer Leupers

An Application Specific Instruction set Processor (ASIP) is an important component in designing embedded systems. One of the problems in designing an instruction set for such processors is determining the number of registers is needed in…

Programming Languages · Computer Science 2014-12-25 M. G. G. C. R. Salgado , R. G. Ragel

Application Specific Instruction-set Processor (ASIP) is one of the popular processor design techniques for embedded systems which allows customizability in processor design without overly hindering design flexibility. Multi-pipeline ASIPs…

Programming Languages · Computer Science 2014-02-05 Rajitha Navarathna , Swarnalatha Radhakrishnan , Roshan Ragel

An Efficient Simulation of application specific instruction-set processors (ASIP) is a challenging onus in the area of VLSI design. This paper reconnoiters the possibility of use of ASIP simulators for ASIP Simulation. This proposed study…

Hardware Architecture · Computer Science 2014-06-20 Ravi Khatwal , Manoj Kumar Jain

Embedded Systems combine one or more processor cores with dedicated logic running on an ASIC or FPGA to meet design goals at reasonable cost. It is achieved by profiling the application with variety of aspects like performance, memory…

Performance · Computer Science 2013-12-12 Rajendra Patel , Arvind Rajwat

This paper presents an extension to an existing instruction set architecture, which gains considerable reduction in power consumption. The reduction in power consumption is achieved through coding of the most commonly executed instructions…

Hardware Architecture · Computer Science 2021-03-17 Bobby Sleeba , Mikael Collin , Mats Brorsson

This paper presents an automated approach for designing processors that support a subset of the RISC-V instruction set architecture (ISA) for a new class of applications at Extreme Edge. The electronics used in extreme edge applications…

Hardware Architecture · Computer Science 2025-10-29 Alireza Raisiardali , Konstantinos Iordanou , Jedrzej Kufel , Kowshik Gudimetla , Kris Myny , Emre Ozer

Modern platform-based design involves the application-specific extension of embedded processors to fit customer requirements. To accomplish this task, the possibilities offered by recent custom/extensible processors for tuning their…

Hardware Architecture · Computer Science 2014-03-31 Nikolaos Kavvadias

The importance of embedded systems in driving innovation in automotive applications continues to grow. Understanding the specific needs of developers targeting this market is also helping to drive innovation in RISC core design. This paper…

Hardware Architecture · Computer Science 2011-11-09 Wayne Lyons

A single-cycle processor completes the execution of an instruction in only one clock cycle. However, its clock period is usually rather long. On the contrary, although clock frequency is higher in a multi-cycle processor, it takes several…

Hardware Architecture · Computer Science 2019-03-04 Ahmad Ahmadi , Reza Faghih Mirzaee

This paper introduces a computer architecture, where part of the instruction set architecture (ISA) is implemented on small highly-integrated field-programmable gate arrays (FPGAs). Small FPGAs inside a general-purpose processor (CPU) can…

Hardware Architecture · Computer Science 2022-08-23 Philippos Papaphilippou , Myrtle Shah

As is widely known, the computational speed and power consumption are two critical parameters in microprocessor design. A solution for these issues is the application specific instruction set processor (ASIP) methodology, which can improve…

Hardware Architecture · Computer Science 2024-09-16 Noushin Behboudi , Mehdi Kamal , Ali Afzali-Kusha

The demand for high performance embedded processors, for consumer electronics, is rapidly increasing for the past few years. Many of these embedded processors depend upon custom built Instruction Ser Architecture (ISA) such as game…

Hardware Architecture · Computer Science 2012-04-06 Muhammad Adeel Akram , Aamir Khan , Muhammad Masood Sarfaraz

Embedded system software is highly constrained from performance, memory footprint, energy consumption and implementing cost view point. It is always desirable to obtain better Instructions per Cycle. Instruction cache has major contribution…

Performance · Computer Science 2013-12-10 Rajendra Patel , Arvind Rajawat

This paper presents and justifies an open benchmark suite named BEEBS, targeted at evaluating the energy consumption of embedded processors. We explore the possible sources of energy consumption, then select individual benchmarks from…

Performance · Computer Science 2013-10-01 James Pallister , Simon Hollis , Jeremy Bennett

Progress in quantum computing hardware raises questions about how these devices can be controlled, programmed, and integrated with existing computational workflows. We briefly describe several prominent quantum computational models, their…

Emerging Technologies · Computer Science 2017-07-20 Keith A. Britt , Travis S. Humble

Embedded applications are widely used in portable devices such as wireless phones, personal digital assistants, laptops, etc. High throughput and real time requirements are especially important in such data-intensive tasks. Therefore,…

Hardware Architecture · Computer Science 2012-04-13 Mehdi Alipour , Mostafa E. Salehi

In this article, we introduce an instruction set architecture (ISA) for processing-in-memory (PIM) based deep neural network (DNN) accelerators. The proposed ISA is for DNN inference on PIM-based architectures. It is assumed that the…

Programming Languages · Computer Science 2023-08-15 Xiaoming Chen

Nowadays efficient usage of high-tech security tools and appliances is considered as an important criterion for security improvement of computer networks. Based on this assumption, Intrusion Detection and Prevention Systems (IDPS) have key…

Networking and Internet Architecture · Computer Science 2012-11-06 Majid Nezakatolhoseini , Mohammad Amin Taherkhani
‹ Prev 1 2 3 10 Next ›