English
Related papers

Related papers: Open Cores for Digital Signal Processing

200 papers

Many active noise and vibration control systems require models of the control paths. When the controlled system changes slightly over time, adaptive digital filters for the identification of the models are useful. This paper aims at the…

Systems and Control · Electrical Eng. & Systems 2021-04-23 Dirk Mayer

FPGAs are well established in the signal processing domain, where their fine-grained programmable nature allows the inherent parallelism in these applications to be exploited for enhanced performance. As architectures have evolved, FPGA…

Hardware Architecture · Computer Science 2017-10-18 Abdullah Al-Dujaili , Suhaib A. Fahmy

We propose a quantum-information processor that consists of decoherence-free logical qubits encoded into arrays of dipole-coupled qubits. High-fidelity single-qubit operations are performed deterministically within a decoherence-free…

Quantum Physics · Physics 2007-05-23 Peter G. Brooke

Field Programmable Gate Arrays (FPGAs) plays an increasingly important role in data sampling and processing industries due to its highly parallel architecture, low power consumption, and flexibility in custom algorithms. Especially, in the…

Computer Vision and Pattern Recognition · Computer Science 2017-11-17 Yufeng Hao

In this work, we report implementation and performance evaluation of memristor-driven fundamental logic gates, including NOT, AND, NAND, OR, NOR, and XOR, and novel and optimized design of the sequential logic circuits, such as D flip-flop,…

Hardware Architecture · Computer Science 2026-02-17 Paras Tiwari , Narendra Singh Dhakad , Shalu Rani , Sanjay Kumar , Themis Prodromakis

Considerable research has taken place in recent times in the area of parameterization of software defined radio (SDR) architecture. Parameterization decreases the size of the software to be downloaded and also limits the hardware…

Hardware Architecture · Computer Science 2010-10-01 Indranil Hatai , Indrajit Chakrabarti

This paper presents the design of CIC filters based on a low-pass filter for reducing the sampling rate, also known as decimation process. The targeted application for the filter is in the analog to digital conversion (ADC).The CIC is…

Signal Processing · Electrical Eng. & Systems 2018-06-13 Rozita Teymourzadeh , Masuri Othman

In addition to General Purpose Processors (GPP), Multicore SoCs equipping modern mobile devices contain specialized Digital Signal Processor designed with the aim to provide better performance and low energy consumption properties. However,…

Other Computer Science · Computer Science 2013-09-11 Yahia Benmoussa , Jalil Boukhobza , Eric Senn , Djamel Benazzouz , Yassine Hadjadj-Aoul

In this paper, a new reconfigurable intelligent surface (RIS) hardware architecture, called self-organized RIS (SORIS), is proposed. The architecture incorporates a microcontroller connected to a single-antenna receiver operating at the…

Modern heterogeneous System-on-Chip (SoC) devices integrate advanced components into a single package, offering powerful capabilities while also introducing significant complexity. To manage these sophisticated devices, firmware and…

Hardware Architecture · Computer Science 2025-10-21 Marvin Fuchs , Lukas Scheller , Timo Muscheid , Oliver Sander , Luis E. Ardila-Perez

Digital neuromorphic processors are emerging as a promising computing substrate for low-power, always-on EdgeAI applications. In this tutorial paper, we outline the main architectural design principles behind fully digital neuromorphic…

Hardware Architecture · Computer Science 2025-12-02 Amirreza Yousefzadeh

Parallel programming is emerging fast and intensive applications need more resources, so there is a huge demand for on-chip multiprocessors. Accessing L1 caches beside the cores are the fastest after registers but the size of private caches…

Performance · Computer Science 2016-09-27 Diman Zad Tootaghaj , Farshid Farhat

Stacked intelligent metasurfaces (SIMs), which integrate multiple programmable metasurface layers, have recently emerged as a promising technology for advanced wave-domain signal processing. SIMs benefit from flexible spatial…

FPGA overlays are commonly implemented as coarse-grained reconfigurable architectures with a goal to improve designers' productivity through balancing flexibility and ease of configuration of the underlying fabric. To truly facilitate full…

Hardware Architecture · Computer Science 2016-06-22 Ho-Cheung Ng , Cheng Liu , Hayden Kwok-Hay So

This paper presents the design and test results of a prototype monolithic pixel sensor manufactured in deep-submicron fully-depleted Silicon-On-Insulator (SOI) CMOS technology. In the SOI technology, a thin layer of integrated electronics…

Instrumentation and Detectors · Physics 2009-06-23 Marco Battaglia , Dario Bisello , Devis Contarato , Peter Denes , Piero Giubilato , Lindsay Glesener , Serena Mattiazzo , Chinh Vu

We demonstrate chip-scale flat-top filters at near-infrared wavelengths using negative index photonic crystal based Mach Zehnder interferometers. Supported by full three-dimensional numerical simulations, we experimentally demonstrate a new…

Optics · Physics 2015-06-03 S. Kocaman , M. S. Aras , N. C. Panoiu , M. Lu , C. W. Wong

The rapid progress and advancement in electronic chips technology provide a variety of new implementation options for system engineers. The choice varies between the flexible programs running on a general-purpose processor (GPP) and the…

Hardware Architecture · Computer Science 2019-04-11 Issam Damaj

In the digital signal processing (DSP) area, one of the most important tasks is digital filter design. Currently, this procedure is performed with the aid of computational tools, which generally assume filter coefficients represented with…

We present an overview of the 'ICE' hardware and software framework that implements large arrays of interconnected FPGA-based data acquisition, signal processing and networking nodes economically. The system was conceived for application to…

We have developed a quantum annealing processor, based on an array of tunably coupled rf-SQUID flux qubits, fabricated in a superconducting integrated circuit process [1]. Implementing this type of processor at a scale of 512 qubits and…

‹ Prev 1 8 9 10 Next ›