English
Related papers

Related papers: Universal Numerical Encoder and Profiler Reduces C…

200 papers

In-memory database query processing frequently involves substantial data transfers between the CPU and memory, leading to inefficiencies due to Von Neumann bottleneck. Processing-in-Memory (PIM) architectures offer a viable solution to…

In this work, we present a simplification and a corresponding hardware architecture for hard-decision recursive projection-aggregation (RPA) decoding of Reed-Muller (RM) codes. In particular, we transform the recursive structure of RPA…

Information Theory · Computer Science 2020-12-03 Marzieh Hashemipour-Nazari , Kees Goossens , Alexios Balatsoukas-Stimming

In our exploration of Composable Memory systems utilizing CXL, we focus on overcoming adoption barriers at Hyperscale, underscored by economic models demonstrating Total Cost of Ownership (TCO). While CXL addresses the pressing memory…

Emerging Technologies · Computer Science 2024-04-05 Angelos Arelakis , Nilesh Shah , Yiannis Nikolakopoulos , Dimitrios Palyvos-Giannas

Transformer neural networks (TNN) excel in natural language processing (NLP), machine translation, and computer vision (CV) without relying on recurrent or convolutional layers. However, they have high computational and memory demands,…

Hardware Architecture · Computer Science 2025-12-30 Ehsan Kabir , Jason D. Bakos , David Andrews , Miaoqing Huang

Even with generational improvements in DRAM technology, memory access latency still remains the major bottleneck for application accelerators, primarily due to limitations in memory interface IPs which cannot fully account for variations in…

Hardware Architecture · Computer Science 2021-08-24 Sasindu Wijeratne , Sanket Pattnaik , Zhiyu Chen , Rajgopal Kannan , Viktor Prasanna

We propose without loss of generality strategies to achieve a high-throughput FPGA-based architecture for a QC-LDPC code based on a circulant-1 identity matrix construction. We present a novel representation of the parity-check matrix (PCM)…

Hardware Architecture · Computer Science 2015-05-12 Swapnil Mhaske , Hojin Kee , Tai Ly , Ahsan Aziz , Predrag Spasojevic

The energy efficiency of neuromorphic hardware is greatly affected by the energy of storing, accessing, and updating synaptic parameters. Various methods of memory organisation targeting energy-efficient digital accelerators have been…

Neural and Evolutionary Computing · Computer Science 2020-03-27 Clemens JS Schaefer , Patrick Faley , Emre O Neftci , Siddharth Joshi

We improve complexity bounds for energy-efficient speed scheduling problems for both the single processor and multi-processor cases. Energy conservation has become a major concern, so revisiting traditional scheduling problems to take into…

Data Structures and Algorithms · Computer Science 2014-02-19 Vincent Cohen-Addad , Zhentao Li , Claire Mathieu , Ioannis Millis

Color codes are a class of topological quantum codes with a high error threshold and large set of transversal encoded gates, and are thus suitable for fault tolerant quantum computation in two-dimensional architectures. Recently,…

Quantum Physics · Physics 2012-02-17 Pradeep Sarvepalli , Robert Raussendorf

Utility-scale quantum programs contain operations on the order of $>10^{15}$ which must be prepared and piped from a classical co-processor to the control unit of the quantum device. The latency of this process significantly increases with…

Quantum Physics · Physics 2025-07-29 Ioana Moflic , Alan Robertson , Simon J. Devitt , Alexandru Paler

One of the major goals in quantum information processing is to reduce the overhead associated with the practical implementation of quantum protocols, and often, routines for quantum error correction account for most of this overhead. A…

Quantum Physics · Physics 2012-02-01 Monireh Houshmand , Saied Hosseini-Khayat , Mark M. Wilde

In theory, Polar codes do not exhibit an error floor under successive-cancellation (SC) decoding. In practice, frame error rate (FER) down to $10^{-12}$ has not been reported with a real SC list (SCL) decoder hardware. This paper presents…

Information Theory · Computer Science 2019-04-05 Jiajie Tong , Huazi Zhang , Lingchen Huang , Xiaocheng Liu , Jun Wang

The modern data compression is mainly based on two approaches to entropy coding: Huffman (HC) and arithmetic/range coding (AC). The former is much faster, but approximates probabilities with powers of 2, usually leading to relatively low…

Information Theory · Computer Science 2014-01-07 Jarek Duda

Realizing the full potential of quantum computation requires quantum error correction (QEC), with most recent breakthrough demonstrations of QEC using the surface code. QEC codes use multiple noisy physical qubits to encode information in…

Product codes (PCs) protect a two-dimensional array of bits using short component codes. Assuming transmission over the binary symmetric channel, the decoding is commonly performed by iteratively applying bounded-distance decoding to the…

Information Theory · Computer Science 2017-11-22 Christian Häger , Henry D. Pfister

Principal Component Analysis (PCA) is a popular method for dimension reduction and has attracted an unfailing interest for decades. More recently, kernel PCA (KPCA) has emerged as an extension of PCA but, despite its use in practice, a…

Machine Learning · Computer Science 2023-01-25 Maxime Haddouche , Benjamin Guedj , John Shawe-Taylor

Heterogeneous high-performance computing (HPC) systems offer novel architectures which accelerate specific workloads through judicious use of specialized coprocessors. A promising architectural approach for future scientific computations is…

Convolutional neural networks (CNN) have become one of the most popular machine learning tools and are being applied in various tasks, however, CNN models are vulnerable to universal perturbations, which are usually human-imperceptible but…

Machine Learning · Computer Science 2020-01-07 Jiazhu Dai , Le Shu

Many computer systems for calculating the proper organization of memory are among the most critical issues. Using a tier cache memory (along with branching prediction) is an effective means of increasing modern multi-core processors'…

Networking and Internet Architecture · Computer Science 2021-05-21 Mohamed A. Hamada , Abdelrahman Abdallah

Scaling deep reinforcement learning in pixel-based environments presents a significant challenge, often resulting in diminished performance. While recent works have proposed algorithmic and architectural approaches to address this, the…

Machine Learning · Computer Science 2025-10-27 Ghada Sokar , Pablo Samuel Castro
‹ Prev 1 8 9 10 Next ›