Technical challenges designing a prototype common readout board for LHCb future upgrades

Julien Jiro Langouët

Technical challenges designing a prototype common readout board for LHCb future upgrades

Instrumentation and Detectors 2024-11-05 v1 High Energy Physics - Experiment

Authors: Julien Jiro Langouët

Abstract

The LHCb Upgrade I introduced a triggerless data acquisition system, crucial for readout across sub-detectors. Upgrade II aims for fivefold throughput enhancement and requires precise clock distribution. The PCIe400 development significantly boosts performance with 400Gbps bandwidth and advanced FPGA capabilities. Key design considerations included thermal dissipation, power distribution, and signal integrity, addressing power consumption exceeding 220 watts. Additionally, advancements in striplines were achieved through improved simulation methods, reducing processing times while optimizing geometry for performance.

Keywords

detector readout electronics

Cite

@article{arxiv.2411.01648,
  title  = {Technical challenges designing a prototype common readout board for LHCb future upgrades},
  author = {Julien Jiro Langouët},
  journal= {arXiv preprint arXiv:2411.01648},
  year   = {2024}
}

Comments

7 pages (5 pages excluding abstract, title and references), 9 figures, TWEPP2024 conference proceeding

Related papers

View all related →