This paper investigates the use of Large Language Models (LLMs) and natural language prompts to generate hardware description code, namely Verilog. Building on our prior work, we employ OpenAI's ChatGPT4 and natural language prompts to synthesize an RTL Verilog module of a programmable recurrent spiking neural network, while also generating test benches to assess the system's correctness. The resultant design was validated in three simple machine learning tasks, the exclusive OR, the IRIS flower classification and the MNIST hand-written digit classification. Furthermore, the design was validated on a Field-Programmable Gate Array (FPGA) and subsequently synthesized in the SkyWater 130 nm technology by using an open-source electronic design automation flow. The design was submitted to Efabless Tiny Tapeout 6.
@article{arxiv.2405.01419,
title = {Natural Language to Verilog: Design of a Recurrent Spiking Neural Network using Large Language Models and ChatGPT},
author = {Paola Vitolo and George Psaltakis and Michael Tomlinson and Gian Domenico Licciardo and Andreas G. Andreou},
journal= {arXiv preprint arXiv:2405.01419},
year = {2024}
}
Comments
This paper was presented at the IEEE/ACM International Conference on Neuromorphic Systems (ICONS), July 30-Aug 2, 2024, Arlington, VA, USA