English

High-Performance Ultrasonic Levitation with FPGA-based Phased Arrays

Distributed, Parallel, and Cluster Computing 2019-01-25 v2

Abstract

We present a flexible and self-contained platform for acoustic levitation research based on the Xilinx Zynq SoC using an array of ultrasonic emitters. The platform employs an inexpensive ZedBoard and provides fast movement of the levitated objects as well as object detection based on the produced echo. Several features available in the Zynq device are of benefit for this platform: hardware acceleration for the phase calculations, large number of parallel I/Os connected through the FPGA Mezzanine connector (FMC), integrated ADC capabilities to capture echo signals and ease of programmability due to a C-based design flow for both CPU and FPGA. A planar and spherical cap phased arrays are created and we investigate the capabilities and limitations of the different designs to improve the stability of the levitation process.

Keywords

Cite

@article{arxiv.1901.07317,
  title  = {High-Performance Ultrasonic Levitation with FPGA-based Phased Arrays},
  author = {William Beasley and Brenda Gatusch and Daniel Connolly-Taylor and Chenyuan Teng and Asier Marzo and Jose Nunez-Yanez},
  journal= {arXiv preprint arXiv:1901.07317},
  year   = {2019}
}

Comments

Presented at HIP3ES, 2019

R2 v1 2026-06-23T07:18:26.014Z