We present the results of an industry-grade fabrication of superconducting qubits on 200 mm wafers utilizing CMOS-established processing methods. By automated waferprober resistance measurements at room temperature, we demonstrate a Josephson junction fabrication yield of 99.7% (shorts and opens) across more than 10000 junctions and a qubit frequency prediction accuracy of 1.6%. In cryogenic characterization, we provide statistical results regarding energy relaxation times of the qubits with a median T1 of up to 100 us and individual devices consistently approaching 200 us in long-term measurements. This represents the best performance reported so far for superconducting qubits fabricated by industry-grade, wafer-level subtractive processes.
@article{arxiv.2505.08424,
title = {CMOS-Compatible, Wafer-Scale Processed Superconducting Qubits Exceeding Energy Relaxation Times of 200us},
author = {T. Mayer and J. Weber and E. Music and C. Moran Guizan and S. J. K. Lang and L. Schwarzenbach and C. Dhieb and B. Kiliclar and A. Maiwald and Z. Luo and W. Lerch and D. Zahn and I. Eisele and R. N. Pereira and C. Kutter},
journal= {arXiv preprint arXiv:2505.08424},
year = {2025}
}
Comments
T. Mayer and J. Weber contributed equally to this work and are listed in alphabetical order. 6 pages, 2 figures