Regular mixed-radix DFT matrix factorization for in-place FFT accelerators
Hardware Architecture
2025-05-13 v1 Distributed, Parallel, and Cluster Computing
Data Structures and Algorithms
Numerical Analysis
Numerical Analysis
Abstract
The generic vector memory based accelerator is considered which supports DIT and DIF FFT with fixed datapath. The regular mixed-radix factorization of the DFT matrix coherent with the accelerator architecture is proposed and the correction proof is presented. It allows better understanding of architecture requirements and simplifies the developing and proving correctness of more complicated algorithms and conflict-free addressing schemes.
Keywords
Cite
@article{arxiv.2505.06728,
title = {Regular mixed-radix DFT matrix factorization for in-place FFT accelerators},
author = {Sergey Salishev},
journal= {arXiv preprint arXiv:2505.06728},
year = {2025}
}
Comments
5 pages, 1 figure, 2018 Systems of Signals Generating and Processing in the Field of on Board Communications. IEEE, 2018