The formulation of quantum programs in terms of the fewest number of gate operations is crucial to retrieve meaningful results from the noisy quantum processors accessible these days. In this work, we demonstrate a use-case for Field Programmable Gate Array (FPGA) based data-flow engines (DFEs) to scale up variational quantum compilers to synthesize circuits up to 9-qubit programs.This gate decomposer utilizes a newly developed DFE quantum computer simulator that is designed to simulate arbitrary quantum circuit consisting of single qubit rotations and controlled two-qubit gates on FPGA chips. In our benchmark with the QISKIT package, the depth of the circuits produced by the SQUANDER package (with the DFE accelerator support) were less by 97% on average, while the fidelity of the circuits was still close to unity up to an error of ∼10−4.
@article{arxiv.2211.07685,
title = {Highly optimized quantum circuits synthesized via data-flow engines},
author = {Peter Rakyta and Gregory Morse and Jakab Nádori and Zita Majnay-Takács and Oskar Mencer and Zoltán Zimborás},
journal= {arXiv preprint arXiv:2211.07685},
year = {2024}
}