English
Related papers

Related papers: Fleet: Hierarchical Task-based Abstraction for Meg…

200 papers

Multi-head Latent Attention (MLA) significantly reduces KVCache memory usage in Large Language Models while introducing substantial computational overhead and intermediate variable expansion. This poses challenges for efficient hardware…

Machine Learning · Computer Science 2025-10-23 Qichen Liao , Chengqiu Hu , Fangzheng Miao , Bao Li , Yiyang Liu , Junlong Lyu , Lirui Jiang , Jun Wang , Lingchao Zheng , Jun Li , Yuwei Fan

Massively parallel architectures such as the GPU are becoming increasingly important due to the recent proliferation of data. In this paper, we propose a key class of hybrid parallel graphlet algorithms that leverages multiple CPUs and GPUs…

Distributed, Parallel, and Cluster Computing · Computer Science 2016-10-31 Ryan A. Rossi , Rong Zhou

Multi-access edge computing (MEC) is a promising technology to enhance the quality of service, particularly for low-latency services, by enabling computing offloading to edge servers (ESs) in close proximity. To avoid network congestion,…

Distributed, Parallel, and Cluster Computing · Computer Science 2023-04-18 Yiqin Deng , Haixia Zhang , Xianhao Chen , Yuguang Fang

Partitioning a graph into balanced blocks such that few edges run between blocks is a key problem for large-scale distributed processing. A current trend for partitioning huge graphs are streaming algorithms, which use low computational…

Data Structures and Algorithms · Computer Science 2022-02-02 Marcelo Fonseca Faraj , Christian Schulz

State of art DL models are growing in size and complexity, with many modern models also increasing in heterogeneity of behavior. GPUs are still the dominant platform for DL applications, relying on a bulk-synchronous execution model which…

Hardware Architecture · Computer Science 2025-02-26 Michael Davies , Neal Crago , Karthikeyan Sankaralingam , Stephen W. Keckler

Large-scale machine learning workloads increasingly rely on multi-GPU systems, yet their performance is often limited by an overlooked component: the CPU. Through a detailed study of modern large language model (LLM) inference and serving…

Hardware Architecture · Computer Science 2026-05-26 Euijun Chung , Yuxiao Jia , Aaron Jezghani , Hyesoon Kim

The increasing parallelism of many-core systems demands for efficient strategies for the run-time system management. Due to the large number of cores the management overhead has a rising impact to the overall system performance. This work…

Distributed, Parallel, and Cluster Computing · Computer Science 2015-02-11 Daniel Gregorek , Robert Schmidt , Alberto Garcia-Ortiz

Conventional heterogeneous computing systems built on PCIe interconnects suffer from inefficient fine-grained host-device interactions and complex programming models. In recent years, many proprietary and open cache-coherent interconnect…

Hardware Architecture · Computer Science 2026-01-13 Yanjing Wang , Lizhou Wu , Sunfeng Gao , Yibo Tang , Junhui Luo , Zicong Wang , Yang Ou , Dezun Dong , Nong Xiao , Mingche Lai

GPU underutilization is a significant concern in many production deep learning clusters, leading to prolonged job queues and increased operational expenses. A promising solution to this inefficiency is GPU sharing, which improves resource…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-03-04 Wei Zhao , Anand Jayarajan , Gennady Pekhimenko

Scheduling real-time tasks that utilize GPUs with analyzable guarantees poses a significant challenge due to the intricate interaction between CPU and GPU resources, as well as the complex GPU hardware and software stack. While much…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-01-31 Yidi Wang , Cong Liu , Daniel Wong , Hyoseung Kim

Large Language Model (LLM) inference on edge Neural Processing Units (NPUs) is fundamentally constrained by limited on-chip memory capacity. Although high-density embedded DRAM (eDRAM) is attractive for storing activation workspaces, its…

Hardware Architecture · Computer Science 2026-04-10 Jintao Zhang , Xuanyao Fong

The rise of disaggregated AI GPUs has exposed a critical bottleneck in large-scale attention workloads: non-uniform memory access (NUMA). As multi-chiplet designs become the norm for scaling compute capabilities, memory latency and…

Hardware Architecture · Computer Science 2025-11-05 Mansi Choudhary , Karthik Sangaiah , Sonali Singh , Muhammad Osama , Lisa Wu Wills , Ganesh Dasika

Fully provisioned Message Passing Interface (MPI) parallelism achieves near-optimal wall-clock time for Computational Fluid Dynamics (CFD) solvers. This work addresses a complementary question for shared, cloud-managed clusters: can…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-03-25 Tianfang Xie

We propose XPipe, an efficient asynchronous pipeline model parallelism approach for multi-GPU DNN training. XPipe is designed to use multiple GPUs to concurrently and continuously train different parts of a DNN model. To improve GPU…

Machine Learning · Computer Science 2020-11-10 Lei Guan , Wotao Yin , Dongsheng Li , Xicheng Lu

Scientific workflows are pipelines of interdependent tasks. They are increasingly executed on shared Kubernetes clusters via workflow engines such as Nextflow. Their energy consumption matters for both cost and sustainability. It is…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-05-22 Philipp Thamm , Somayeh Mohammadi , Kathleen West , Knut Reinert , Lauritz Thamsen , Ulf Leser

Inspired by the long-range modeling ability of ViTs, large-kernel convolutions are widely studied and adopted recently to enlarge the receptive field and improve model performance, like the remarkable work ConvNeXt which employs 7x7…

Computer Vision and Pattern Recognition · Computer Science 2025-04-08 Weihao Yu , Pan Zhou , Shuicheng Yan , Xinchao Wang

Graphics Processing Units (GPUs) consisting of Streaming Multiprocessors (SMs) achieve high throughput by running a large number of threads and context switching among them to hide execution latencies. The number of thread blocks, and hence…

Hardware Architecture · Computer Science 2015-06-08 Vishwesh Jatala , Jayvant Anantpur , Amey Karkare

The scaling up of deep neural networks has been demonstrated to be effective in improving model quality, but also encompasses several training challenges in terms of training efficiency, programmability, and resource adaptability. We…

Distributed, Parallel, and Cluster Computing · Computer Science 2022-06-07 Xianyan Jia , Le Jiang , Ang Wang , Wencong Xiao , Ziji Shi , Jie Zhang , Xinyuan Li , Langshi Chen , Yong Li , Zhen Zheng , Xiaoyong Liu , Wei Lin

With the widespread adoption of Mixture-of-Experts (MoE) models, there is a growing demand for efficient inference on memory-constrained devices. While offloading expert parameters to CPU memory and loading activated experts on demand has…

Machine Learning · Computer Science 2025-05-13 Yuxin Zhou , Zheng Li , Jun Zhang , Jue Wang , Yiping Wang , Zhongle Xie , Ke Chen , Lidan Shou

In today's era of Internet of Things (IoT), where massive amounts of data are produced by IoT and other devices, edge computing has emerged as a prominent paradigm for low-latency data processing. However, applications may have diverse…

Networking and Internet Architecture · Computer Science 2021-07-19 Md Washik Al Azad , Susmit Shannigrahi , Nicholas Stergiou , Francisco R. Ortega , Spyridon Mastorakis