English
Related papers

Related papers: VeriAgent: A Tool-Integrated Multi-Agent System wi…

200 papers

Recent advances in large language models have improved code generation, but their use in hardware description languages is still limited. Moreover, training data and testbenches for these models are often scarce. This paper presents a…

Hardware Architecture · Computer Science 2026-04-20 Mu-Chi Chen , Po-Hsuan Huang , Yu-Hung Kao , Yen-Fu Liu , Yu-Kai Hung , Cheng Liang , Shao-Chun Ho , Chia-Heng Tu , Shih-Hao Hung

We explore the use of Large Language Models (LLMs) to generate high-quality Register-Transfer Level (RTL) code with minimal human interference. The traditional RTL design workflow requires human experts to manually write high-quality RTL…

Programming Languages · Computer Science 2024-06-04 Hanxian Huang , Zhenghan Lin , Zixuan Wang , Xin Chen , Ke Ding , Jishen Zhao

Recent advances in large language models (LLMs) have demonstrated significant potential in hardware design automation, particularly in using natural language to synthesize Register-Transfer Level (RTL) code. Despite this progress, a gap…

Machine Learning · Computer Science 2026-02-26 Jiahe Shi , Zhengqi Gao , Ching-Yun Ko , Duane Boning

Large Language Models (LLMs) are gaining popularity for hardware design automation, particularly through Register Transfer Level (RTL) code generation. In this work, we examine the current literature on RTL generation using LLMs and…

Hardware Architecture · Computer Science 2025-07-21 Paul E. Calzada , Zahin Ibnat , Tanvir Rahman , Kamal Kandula , Danyu Lu , Sujan Kumar Saha , Farimah Farahmandi , Mark Tehranipoor

Writing SystemVerilog Assertions (SVA) is an important but complex step in verifying Register Transfer Level (RTL) designs. Conventionally, experts need to understand the design specifications and write the SVA assertions, which is…

Hardware Architecture · Computer Science 2024-09-25 Karthik Maddala , Bhabesh Mali , Chandan Karfa

Despite limited success in large language model (LLM)-based register-transfer-level (RTL) code generation, the root causes of errors remain poorly understood. To address this, we conduct a comprehensive error analysis, finding that most…

Hardware Architecture · Computer Science 2026-02-03 Jiazheng Zhang , Cheng Liu , Long Cheng , Xiaowei Li , Huawei Li

Multi-agent frameworks with Large Language Models (LLMs) have become promising tools for generating general-purpose programming languages using test-driven development, allowing developers to create more accurate and robust code. However,…

Quantum Physics · Physics 2025-07-04 Charlie Campbell , Hao Mark Chen , Wayne Luk , Hongxiang Fan

The increasing use of Advanced Language Models (ALMs) in diverse sectors, particularly due to their impressive capability to generate top-tier content following linguistic instructions, forms the core of this investigation. This study…

Machine Learning · Computer Science 2024-01-10 Kiran Thorat , Jiahui Zhao , Yaotian Liu , Hongwu Peng , Xi Xie , Bin Lei , Jeff Zhang , Caiwen Ding

Automation of Register Transfer Level (RTL) design can help developers meet increasing computational demands. Large Language Models (LLMs) show promise for Hardware Description Language (HDL) generation, but face challenges due to limited…

Large language models (LLMs) have made rapid advancements in code generation for popular languages such as Python and C++. Many of these recent gains can be attributed to the use of ``agents'' that wrap domain-relevant tools alongside LLMs.…

Hardware Architecture · Computer Science 2026-03-31 Patrick Yubeaton , Siddharth Garg , Chinmay Hegde

Medical Large Vision-Language Models (Med-LVLMs) have shown strong potential in multimodal diagnostic tasks. However, existing single-agent models struggle to generalize across diverse medical specialties, limiting their performance. Recent…

Machine Learning · Computer Science 2026-01-27 Peng Xia , Jinglu Wang , Yibo Peng , Kaide Zeng , Zihan Dong , Xian Wu , Xiangru Tang , Hongtu Zhu , Yun Li , Linjun Zhang , Shujie Liu , Yan Lu , Huaxiu Yao

Large language models (LLMs) have shown strong performance in Verilog generation from natural language description. However, ensuring the functional correctness of the generated code remains a significant challenge. This paper introduces a…

Hardware Architecture · Computer Science 2025-04-23 Ning Wang , Bingkun Yao , Jie Zhou , Yuchen Hu , Xi Wang , Nan Guan , Zhe Jiang

LLM-based coding agents are increasingly used to generate code, tests, and documentation. Still, their outputs can be plausible yet misaligned with developer intent and provide limited evidence for review in evolving projects. This limits…

Software Engineering · Computer Science 2026-04-14 Ragib Shahariar Ayon

Formulating a treatment plan is inherently a complex reasoning and refinement task rather than a simple generation problem. However, existing large language models (LLMs) mainly rely on one-shot output without explicit verification, which…

Artificial Intelligence · Computer Science 2026-05-08 Junkai Li , Yunghwei Lai , Tianyi Zhu , Zheng Long Lee , Weizhi Ma , Yang Liu

Register-Transfer Level (RTL) verification is a primary bottleneck, consuming 60-70% of development time. While Large Language Models (LLMs) show promise for RTL automation, their performance and research focus have overwhelmingly centered…

Artificial Intelligence · Computer Science 2025-12-10 Yujie Zhao , Zhijing Wu , Boqin Yuan , Zhongming Yu , Hejia Zhang , Wentao Ni , Chia-Tung Ho , Haoxing Ren , Jishen Zhao

AI agents powered by large language models (LLMs) are being used to solve increasingly complex software engineering challenges, but struggle with hardware design tasks. Register Transfer Level (RTL) code presents a unique challenge for…

Existing API-based agentic systems for RTL code generation are fundamentally misaligned with industrial practice: they assume a golden testbench is available at generation time, rely on closed-source APIs incompatible with chip vendors'…

Large Language Models (LLMs) have demonstrated promising capabilities in generating Verilog code from module specifications. To improve the quality of such generated Verilog codes, previous methods require either time-consuming manual…

Hardware Architecture · Computer Science 2025-02-04 Zhuorui Zhao , Ruidi Qiu , Ing-Chao Lin , Grace Li Zhang , Bing Li , Ulf Schlichtmann

Multi-agent systems built on Large Language Models (LLMs) show exceptional promise for complex collaborative problem-solving, yet they face fundamental challenges stemming from context window limitations that impair memory consistency, role…

Artificial Intelligence · Computer Science 2026-01-13 Sizhe Yuen , Francisco Gomez Medina , Ting Su , Yali Du , Adam J. Sobey

Recent advances in Large Language Models (LLMs) have sparked growing interest in applying them to Electronic Design Automation (EDA) tasks, particularly Register Transfer Level (RTL) code generation. While several RTL datasets have been…

Hardware Architecture · Computer Science 2025-08-26 Anjiang Wei , Huanmi Tan , Tarun Suresh , Daniel Mendoza , Thiago S. F. X. Teixeira , Ke Wang , Caroline Trippel , Alex Aiken