English
Related papers

Related papers: The AetherFloat Family: Block-Scale-Free Quad-Radi…

200 papers

As Field-Programmable Gate Arrays (FPGAs) scale in multi-tenant cloud and edge-AI environments, the configuration bitstream has become a critical, yet opaque, security boundary. Existing hardware Trojan detection methods often rely on…

Cryptography and Security · Computer Science 2026-05-12 Rye Stahle-Smith , Carter Antley , Jason D. Bakos , Rasha Karakchi

Large-scale AI models, such as Large Language Models (LLMs) and Diffusion Models (DMs), have grown rapidly in size, creating significant challenges for efficient deployment on resource-constrained hardware. In this paper, we introduce…

Machine Learning · Computer Science 2026-01-05 Tianyi Zhang , Mohsen Hariri , Shaochen Zhong , Vipin Chaudhary , Yang Sui , Xia Hu , Anshumali Shrivastava

We present an optimized Fast Fourier Transform (FFT) implementation for Apple Silicon GPUs, achieving 138.45~GFLOPS for $N\!=\!4096$ complex single-precision transforms -- a 29\% improvement over Apple's highly optimized vDSP/Accelerate…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-03-31 Mohamed Amine Bergach

Fair clustering is crucial for mitigating bias in unsupervised learning, yet existing algorithms often suffer from quadratic or super-quadratic computational complexity, rendering them impractical for large-scale datasets. To bridge this…

Machine Learning · Computer Science 2025-11-14 Shengfei Wei , Suyuan Liu , Jun Wang , Ke Liang , Miaomiao Li , Lei Luo

Flexibility and customization are key strengths of Field-Programmable Gate Arrays (FPGAs) when compared to other computing devices. For instance, FPGAs can efficiently implement arbitrary-precision arithmetic operations, and can perform…

Hardware Architecture · Computer Science 2025-07-17 Junius Pun , Xilai Dai , Grace Zgheib , Mahesh A. Iyer , Andrew Boutros , Vaughn Betz , Mohamed S. Abdelfattah

Transformer uses GPU as the initial design platform, but GPU can only perform limited hardware customization. Although FPGA has strong customization ability, the design solution space is huge and the design difficulty is high. Versal ACAP…

Hardware Architecture · Computer Science 2024-09-17 Wenbo Zhang , Yiqi Liu , Zhenshan Bao

The Advanced Encryption Standard (AES) algorithm is a symmetric block cipher which operates on a sequence of blocks each consists of 128, 192 or 256 bits. Moreover, the cipher key for the AES algorithm is a sequence of 128, 192 or 256 bits.…

Cryptography and Security · Computer Science 2015-01-08 Ghada F. Elkabbany , Heba K. Aslan , Mohamed N. Rasslan

Neural network quantization is widely used to reduce model inference complexity in real-world deployments. However, traditional integer quantization suffers from accuracy degradation when adapting to various dynamic ranges. Recent research…

Performance · Computer Science 2023-10-30 Zhuoyi Zhang , Yunchen Zhang , Gonglei Shi , Yu Shen , Ruihao Gong , Xiaoxu Xia , Qi Zhang , Lewei Lu , Xianglong Liu

Deep Neural Networks (DNNs) continue to grow in complexity with Large Language Models (LLMs) incorporating vast numbers of parameters. Handling these parameters efficiently in traditional accelerators is limited by data-transmission…

Hardware Architecture · Computer Science 2025-12-02 Swastik Bhattacharya , Sanjay Das , Anand Menon , Shamik Kundu , Arnab Raha , Kanad Basu

Exascale super-computers now becoming available rely on hybrid energy-efficient architectures that involve an accelerator such as Graphics Processing Units (GPU). Leveraging the computational power of these machines often means a…

Instrumentation and Methods for Astrophysics · Physics 2023-08-30 G. R. J. Lesur , S. Baghdadi , G. Wafflard-Fernandez , J. Mauxion , C. M. T. Robert , M. Van den Bossche

Analog mixed-signal (AMS) devices promise faster, more energy-efficient deep neural network (DNN) inference than their digital counterparts. However, recent studies show that DNNs on AMS devices with fixed-point numbers can incur an…

The rapid adaptation of data driven AI models, such as deep learning inference, training, Vision Transformers (ViTs), and other HPC applications, drives a strong need for runtime precision configurable different non linear activation…

Hardware Architecture · Computer Science 2026-02-12 Mukul Lokhande , Gopal Raut , Santosh Kumar Vishvakarma

This paper addresses the design of a partly-parallel cascaded FFT-IFFT architecture that does not require any intermediate buffer. Folding can be used to design partly-parallel architectures for FFT and IFFT. While many cascaded FFT-IFFT…

Hardware Architecture · Computer Science 2024-03-21 Keshab K. Parhi

Convolutional neural networks (CNNs) achieve state-of-the-art performance at the cost of becoming deeper and larger. Although quantization (both fixed-point and floating-point) has proven effective for reducing storage and memory access,…

Signal Processing · Electrical Eng. & Systems 2020-03-06 Chen Wu , Mingyu Wang , Xiayu Li , Jicheng Lu , Kun Wang , Lei He

Efficient deployment of large language models (LLMs) necessitates low-bit quantization to minimize model size and inference cost. While low-bit integer formats (e.g., INT8/INT4) have been the conventional choice, emerging low-bit…

Machine Learning · Computer Science 2023-05-23 Yijia Zhang , Lingran Zhao , Shijie Cao , Wenqiang Wang , Ting Cao , Fan Yang , Mao Yang , Shanghang Zhang , Ningyi Xu

Large Language Models (LLMs) demonstrate exceptional performance but entail significant memory and computational costs, restricting their practical deployment. While existing INT4/INT8 quantization reduces these costs, they often degrade…

Machine Learning · Computer Science 2025-11-04 Hao Zhang , Aining Jia , Weifeng Bu , Yushu Cai , Kai Sheng , Hao Chen , Xin He

Transformers have revolutionized AI in natural language processing and computer vision, but their large computation and memory demands pose major challenges for hardware acceleration. In practice, end-to-end throughput is often limited by…

Hardware Architecture · Computer Science 2026-03-20 Qunyou Liu , Marina Zapater , David Atienza

We present MARUT, a scalable multi-GPU computational fluid dynamics (CFD) framework designed for high-fidelity simulations of compressible flows spanning subsonic to hypersonic regimes, including chemically reacting nonequilibrium flows…

Computational Physics · Physics 2026-05-29 Trishit Mondal , Ameya D. Jagtap

Increasingly larger and better Transformer models keep advancing state-of-the-art accuracy and capability for Natural Language Processing applications. These models demand more computational power, storage, and energy. Mokey reduces the…

Machine Learning · Computer Science 2022-06-07 Ali Hadi Zadeh , Mostafa Mahmoud , Ameer Abdelhadi , Andreas Moshovos

Real-time unmanned aerial vehicle (UAV) acoustic detection at the edge demands low-latency inference under strict power and hardware limits. This paper presents SHIELD8-UAV, a sequential 8-bit hardware implementation of a precision-aware 1D…

Hardware Architecture · Computer Science 2026-03-03 Susmita Ghanta , Karan Nathwani , Rohit Chaurasiya
‹ Prev 1 4 5 6 7 8 10 Next ›