English
Related papers

Related papers: Virtual-Memory Assisted Buffer Management In Tiere…

200 papers

Graphics Processing Units (GPUs) leverage massive parallelism and large memory bandwidth to support high-performance computing applications, such as multimedia rendering, crypto-mining, deep learning, and natural language processing. These…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-11-11 Nurlan Nazaraliyev , Elaheh Sadredini , Nael Abu-Ghazaleh

The latest trends in high-performance computing systems show an increasing demand on the use of a large scale multicore systems in a efficient way, so that high compute-intensive applications can be executed reasonably well. However, the…

Distributed, Parallel, and Cluster Computing · Computer Science 2013-02-25 Juliana M. N. Silva , Cristina Boeres , Lúcia M. A. Drummond , Artur A. Pessoa

PagedAttention is a popular approach for dynamic memory allocation in LLM serving systems. It enables on-demand allocation of GPU memory to mitigate KV cache fragmentation -- a phenomenon that crippled the batch size (and consequently…

Machine Learning · Computer Science 2025-01-30 Ramya Prabhu , Ajay Nayak , Jayashree Mohan , Ramachandran Ramjee , Ashish Panwar

Data movement is one of the main challenges of contemporary system architectures. Near-Data Processing (NDP) mitigates this issue by moving computation closer to the memory, avoiding excessive data movement. Our proposal, Vector-In-Memory…

Hardware Architecture · Computer Science 2022-03-29 Marco Antonio Zanata Alves , Sairo Santos , Aline S. Cordeiro , Francis B. Moreira , Paulo C. Santos , Luigi Carro

With emerging storage-class memory (SCM) nearing commercialization, there is evidence that it will deliver the much-anticipated high density and access latencies within only a few factors of DRAM. Nevertheless, the latency-sensitive nature…

The emergence of Phase-Change Memory (PCM) provides opportunities for directly connecting persistent memory to main memory bus. While PCM achieves high read throughput and low standby power, the critical concerns are its poor write…

Hardware Architecture · Computer Science 2020-07-28 Yinjin Fu

The increasing demand for memory in hyperscale applications has led to memory becoming a large portion of the overall datacenter spend. The emergence of coherent interfaces like CXL enables main memory expansion and offers an efficient…

Distributed, Parallel, and Cluster Computing · Computer Science 2023-05-30 Hasan Al Maruf , Hao Wang , Abhishek Dhanotia , Johannes Weiner , Niket Agarwal , Pallab Bhattacharya , Chris Petersen , Mosharaf Chowdhury , Shobhit Kanaujia , Prakash Chauhan

The technologies of heterogeneous multi-core architectures, co-location, and virtualization can be used to reduce server power consumption and improve system utilization, which are three important technologies for data centers. This article…

Operating Systems · Computer Science 2023-10-24 Yecheng Yang , Pu Pang , Jiawen Wang , Quan Chen , Minyi Guo

Virtualization technology reduces cloud operational cost by increasing cloud resource utilization level. The incorporation of virtualization within cloud data centers can severely degrade cloud performance if not properly managed. Virtual…

Distributed, Parallel, and Cluster Computing · Computer Science 2016-01-18 Misbah Liaqat , Shalini Ninoriya , Junaid Shuja , Raja Wasim Ahmad , Abdullah Gani

Training large language models (LLMs) in the cloud faces growing memory bottlenecks due to the limited capacity and high cost of GPUs. While GPU memory offloading to CPU and NVMe has made large-scale training more feasible, existing…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-11-19 Sabiha Afroz , Redwan Ibne Seraj Khan , Hadeel Albahar , Jingoo Han , Ali R. Butt

Operating system kernels employ virtual memory subsystems, which use a CPU's memory management units (MMUs) to virtualize the addresses of memory regions Operating systems manipulate these virtualized memory mappings to isolate untrusted…

Programming Languages · Computer Science 2025-09-05 Ismail Kuru , Colin S. Gordon

In modern systems, DRAM-based main memory is significantly slower than the processor. Consequently, processors spend a long time waiting to access data from main memory, making the long main memory access latency one of the most critical…

Hardware Architecture · Computer Science 2016-11-01 Donghyuk Lee

We can use a hybrid memory system consisting of DRAM and Intel Optane DC Persistent Memory (We call it DCPM in this paper) as DCPM is now commercially available since April 2019. Even if the latency for DCPM is several times higher than…

Performance · Computer Science 2020-08-31 Kazuichi Oe

Advancement in Processor technology has made it easy to handle data-intensive workloads, but limiting main memory advances has created performance bottlenecks. In DRAM, there have been improvements in DRAM access latency as well as…

Hardware Architecture · Computer Science 2021-05-24 Saurabh Jaiswal , Shailendra Kumar Gupta , Soumya Soubhagya Dandapat

Today's Cloud applications are dominated by composite applications comprising multiple computing and data components with strong communication correlations among them. Although Cloud providers are deploying large number of computing and…

Distributed, Parallel, and Cluster Computing · Computer Science 2017-06-20 Md Hasanul Ferdaus , Manzur Murshed , Rodrigo N. Calheiros , Rajkumar Buyya

The distributed shared memory (DSM) architecture is widely used in today's computer design to mitigate the ever-widening processing-memory gap, and inevitably exhibits non-uniform memory access (NUMA) to shared-memory parallel applications.…

Distributed, Parallel, and Cluster Computing · Computer Science 2019-02-21 Zhang Yang , Aiqing Zhang , Zeyao Mo

One of the main bottlenecks when designing a network processing system is very often its memory subsystem. This is mainly due to the state-of-the-art network links operating at very high speeds and to the fact that in order to support…

Hardware Architecture · Computer Science 2011-11-09 I. Papaefstathiou , T. Orphanoudakis , G. Kornaros , C. Kachris , I. Mavroidis , A. Nikologiannis

Memory disaggregation has emerged as an alternative to traditional server architecture in data centers. This paper introduces DRackSim, a simulation infrastructure to model rack-scale hardware disaggregated memory. DRackSim models multiple…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-06-24 Amit Puri , John Jose , Tamarapalli Venkatesh , Vijaykrishnan Narayanan

The deployment of Large Language Models (LLMs) on edge devices is fundamentally constrained by the "Memory Wall" the bottleneck where data movement latency outstrips arithmetic throughput. Standard inference runtimes often incur significant…

Computation and Language · Computer Science 2026-01-08 Bugra Kilictas , Faruk Alpay

Modern data-driven applications expose limitations of von Neumann architectures - extensive data movement, low throughput, and poor energy efficiency. Accelerators improve performance but lack flexibility and require data transfers.…

Hardware Architecture · Computer Science 2025-04-09 Vincenzo Petrolo , Flavia Guella , Michele Caon , Pasquale Davide Schiavone , Guido Masera , Maurizio Martina