English
Related papers

Related papers: TOM: A Ternary Read-only Memory Accelerator for LL…

200 papers

Using Resistive Random Access Memory (RRAM) crossbars in Computing-in-Memory (CIM) architectures offers a promising solution to overcome the von Neumann bottleneck. Due to non-idealities like cell variability, RRAM crossbars are often…

Deploying Large Language Models (LLMs) on edge devices remains challenging due to their quadratically increasing computations with the sequence length. Existing studies for dynamic attention pruning are designed for hardware with massively…

Artificial Intelligence · Computer Science 2025-07-29 Jiawen Qi , Chang Gao , Zhaochun Ren , Qinyu Chen

The recent rise of Large Language Models (LLMs) has revolutionized the deep learning field. However, the desire to deploy LLMs on edge devices introduces energy efficiency and latency challenges. Recurrent LLM (R-LLM) architectures have…

Neural and Evolutionary Computing · Computer Science 2025-01-29 Ivan Knunyants , Maryam Tavakol , Manolis Sifalakis , Yingfu Xu , Amirreza Yousefzadeh , Guangzhi Tang

The proliferation of edge devices has created an urgent need for security solutions capable of detecting malware in real time while operating under strict computational and memory constraints. Recently, Large Language Models (LLMs) have…

Cryptography and Security · Computer Science 2026-02-13 Christian Rondanini , Barbara Carminati , Elena Ferrari , Niccolò Lardo , Ashish Kundu

Large Language Models (LLMs) have driven significant progress, yet their growing parameter counts and context windows incur prohibitive compute, energy, and monetary costs. We introduce EfficientLLM, a novel benchmark and the first…

Efficient inference of Deep Neural Networks (DNNs) on resource-constrained edge devices is essential. Quantization and sparsity are key techniques that translate to repetition and sparsity within tensors at the hardware-software interface.…

Machine Learning · Computer Science 2025-05-07 Sachit Kuhar , Yash Jain , Alexey Tumanov

The increasing demand for large language model (LLM) serving has necessitated significant advancements in the optimization and profiling of LLM inference systems. As these models become integral to a wide range of applications, the need for…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-03-20 Feiyang Wu , Zhuohang Bian , Guoyang Duan , Tianle Xu , Junchi Wu , Teng Ma , Yongqiang Yao , Ruihao Gong , Youwei Zhuo

A Content Addressable Memory (CAM) is a memory primarily designed for high speed search operation. Parallel search scheme forms the basis of CAM, thus power reduction is the challenge associated with a large amount of parallel active…

Hardware Architecture · Computer Science 2014-07-01 Mohammed Zackriya. , Harish M Kittur

The human brain simultaneously optimizes synaptic weights and topology by growing, pruning, and strengthening synapses while performing all computation entirely in memory. In contrast, modern artificial-intelligence systems separate weight…

Hardware Architecture · Computer Science 2025-06-17 Songqi Wang , Yue Zhang , Jia Chen , Xinyuan Zhang , Yi Li , Ning Lin , Yangu He , Jichang Yang , Yingjie Yu , Yi Li , Zhongrui Wang , Xiaojuan Qi , Han Wang

Large language models (LLMs) have significantly advanced the natural language processing paradigm but impose substantial demands on memory and computational resources. Quantization is one of the most effective ways to reduce memory…

Machine Learning · Computer Science 2025-04-29 Xilong Xie , Liang Wang , Limin Xiao , Meng Han , Lin Sun , Shuai Zheng , Xiangrong Xu

Solid-state storage architectures based on NAND or emerging memory devices (SSD), are fundamentally architected and optimized for both reliability and performance. Achieving these simultaneous goals requires co-design of memory components…

Hardware Architecture · Computer Science 2026-03-20 Jay Sarkar , Vamsi Pavan Rayaprolu , Abhijeet Bhalerao

Modern HBM-based memory systems have evolved over generations while retaining cache line granularity accesses. Preserving this fine granularity necessitated the introduction of bank groups and pseudo channels. These structures expand timing…

Hardware Architecture · Computer Science 2025-12-02 Hwayong Nam , Seungmin Baek , Jumin Kim , Michael Jaemin Kim , Jung Ho Ahn

Processing-in-memory (PIM) architectures have demonstrated great potential in accelerating numerous deep learning tasks. Particularly, resistive random-access memory (RRAM) devices provide a promising hardware substrate to build PIM…

Hardware Architecture · Computer Science 2022-02-01 Weidong Cao , Yilong Zhao , Adith Boloor , Yinhe Han , Xuan Zhang , Li Jiang

In contrast to RNNs, which compress their history into a single hidden state, Transformers can attend to all past tokens directly. However, standard Transformers rely solely on the hidden state from the previous layer to represent the…

Machine Learning · Computer Science 2025-05-29 Gleb Gerasimov , Yaroslav Aksenov , Nikita Balagansky , Viacheslav Sinii , Daniil Gavrilov

Large language models (LLMs) are increasingly used across research and industry applications, yet their inference efficiency remains a significant challenge. As the computational power of modern GPU architectures continuously improves,…

Large Language Models (LLMs) have gained significant attention due to their versatility across a wide array of applications. Fine-tuning LLMs with parameter-efficient adapters, such as Low-Rank Adaptation (LoRA), enables these models to…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-07-03 Zheyu Shen , Yexiao He , Ziyao Wang , Yuning Zhang , Guoheng Sun , Wanghao Ye , Ang Li

The research interest in specialized hardware accelerators for deep neural networks (DNN) spikes recently owing to their superior performance and efficiency. However, today's DNN accelerators primarily focus on accelerating specific…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-06-11 Cong Guo , Yangjie Zhou , Jingwen Leng , Yuhao Zhu , Zidong Du , Quan Chen , Chao Li , Bin Yao , Minyi Guo

Traditional von Neumann architecture based processors become inefficient in terms of energy and throughput as they involve separate processing and memory units, also known as~\textit{memory wall}. The memory wall problem is further…

Signal Processing · Electrical Eng. & Systems 2020-05-20 Abhash Kumar , Jawar Singh , Sai Manohar Beeraka , Bharat Gupta

Large language models (LLMs) have demonstrated remarkable abilities in natural language processing. However, their deployment on resource-constrained embedded devices remains difficult due to memory and computational demands. In this paper,…

Hardware Architecture · Computer Science 2024-09-19 Han Xu , Yutong Li , Shihao Ji

Operating on the principles of quantum mechanics, quantum algorithms hold the promise for solving problems that are beyond the reach of the best-available classical algorithms. An integral part of realizing such speedup is the…

Quantum Physics · Physics 2023-10-03 Shifan Xu , Connor T. Hann , Ben Foxman , Steven M. Girvin , Yongshan Ding