English
Related papers

Related papers: HFRWKV: A High-Performance Fully On-Chip Hardware …

200 papers

Graph dynamic random walks (GDRWs) have recently emerged as a powerful paradigm for graph analytics and learning applications, including graph embedding and graph neural networks. Despite the fact that many existing studies optimize the…

Hardware Architecture · Computer Science 2023-04-24 Hongshi Tan , Xinyu Chen , Yao Chen , Bingsheng He , Weng-Fai Wong

Convolutional neural networks (CNNs) demonstrate excellent performance in various computer vision applications. In recent years, FPGA-based CNN accelerators have been proposed for optimizing performance and power efficiency. Most…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-12-19 Jung-Woo Chang , Keon-Woo Kang , Suk-Ju Kang

In this work, we first characterize the hybrid execution patterns of GCNs on Intel Xeon CPU. Guided by the characterization, we design a GCN accelerator, HyGCN, using a hybrid architecture to efficiently perform GCNs. Specifically, first,…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-01-09 Mingyu Yan , Lei Deng , Xing Hu , Ling Liang , Yujing Feng , Xiaochun Ye , Zhimin Zhang , Dongrui Fan , Yuan Xie

Large Language Models (LLMs) are increasingly deployed in scenarios demanding ultra-long context reasoning, such as agentic workflows and deep research understanding. However, long-context inference is constrained by the KV cache, a…

Hardware Architecture · Computer Science 2026-03-11 Jianlong Lei , Shashikant Ilager

This paper presents a workflow for synthesizing near-optimal FPGA implementations for structured-mesh based stencil applications for explicit solvers. It leverages key characteristics of the application class, its computation-communication…

Hardware Architecture · Computer Science 2021-01-08 Kamalavasan Kamalakkannan , Gihan R. Mudalige , Istvan Z. Reguly , Suhaib A. Fahmy

To speedup Deep Neural Networks (DNN) accelerator design and enable effective implementation, we propose HybridDNN, a framework for building high-performance hybrid DNN accelerators and delivering FPGA-based hardware implementations. Novel…

Hardware Architecture · Computer Science 2020-04-09 Hanchen Ye , Xiaofan Zhang , Zhize Huang , Gengsheng Chen , Deming Chen

Transformer-based large language models (LLMs) rely heavily on intensive matrix multiplications for attention and feed-forward layers, with the Q, K, and V linear projections in the Multi-Head Self-Attention (MHA) module constituting a…

Hardware Architecture · Computer Science 2025-05-22 Richie Li , Sicheng Chen

Convolutional Neural Networks (CNNs) are rapidly gaining popularity in varied fields. Due to their increasingly deep and computationally heavy structures, it is difficult to deploy them on energy constrained mobile applications. Hardware…

Distributed, Parallel, and Cluster Computing · Computer Science 2019-01-10 Akanksha Baranwal , Ishan Bansal , Roopal Nahar , K. Madhava Krishna

Models based on the Transformer architecture have seen widespread application across fields such as natural language processing, computer vision, and robotics, with large language models like ChatGPT revolutionizing machine understanding of…

Robotics · Computer Science 2024-07-24 Yujian Dong , Tianyu Wu , Chaoyang Song

Hybrid memory systems, comprised of emerging non-volatile memory (NVM) and DRAM, have been proposed to address the growing memory demand of applications. Emerging NVM technologies, such as phase-change memories (PCM), memristor, and 3D…

Hardware Architecture · Computer Science 2024-03-19 Fei Wen , Mian Qin , Paul V. Gratz , A. L. Narasimha Reddy

Convolutional Neural Networks (CNNs) are fundamental to deep learning, driving applications across various domains. However, their growing complexity has significantly increased computational demands, necessitating efficient hardware…

Machine Learning · Computer Science 2025-05-21 Junye Jiang , Yaan Zhou , Yuanhao Gong , Haoxuan Yuan , Shuanglong Liu

RISC-V processors encounter substantial challenges in deploying multi-precision deep neural networks (DNNs) due to their restricted precision support, constrained throughput, and suboptimal dataflow design. To tackle these challenges, a…

Hardware Architecture · Computer Science 2024-07-16 Chuanning Wang , Chao Fang , Xiao Wu , Zhongfeng Wang , Jun Lin

Top-K SpMV is a key component of similarity-search on sparse embeddings. This sparse workload does not perform well on general-purpose NUMA systems that employ traditional caching strategies. Instead, modern FPGA accelerator cards have a…

Hardware Architecture · Computer Science 2021-03-09 Alberto Parravicini , Luca Giuseppe Cellamare , Marco Siracusa , Marco Domenico Santambrogio

Traditional GPU hash tables preserve every inserted key -- a dictionary assumption that wastes scarce High Bandwidth Memory (HBM) when embedding tables routinely exceed single-GPU capacity. We challenge this assumption with cache semantics,…

The SpMV kernel is characterized by high performance variation per input matrix and computing platform. While GPUs were considered State-of-the-Art for SpMV, with the emergence of advanced multicore CPUs and low-power FPGA accelerators, we…

Distributed, Parallel, and Cluster Computing · Computer Science 2023-02-09 Panagiotis Mpakos , Dimitrios Galanopoulos , Petros Anastasiadis , Nikela Papadopoulou , Nectarios Koziris , Georgios Goumas

In this paper, we use multithreaded fast Fourier transforms provided in three highly optimized packages, FFTW-2.1.5, FFTW-3.3.7, and Intel MKL FFT, to present a novel model-based parallel computing technique as a very effective and portable…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-08-17 Semyon Khokhriakov , Ravi Reddy , Alexey Lastovetsky

With the widespread deployment of long-context large language models (LLMs), there has been a growing demand for efficient support of high-throughput inference. However, as the key-value (KV) cache expands with the sequence length, the…

Machine Learning · Computer Science 2025-04-29 Hanshi Sun , Li-Wen Chang , Wenlei Bao , Size Zheng , Ningxin Zheng , Xin Liu , Harry Dong , Yuejie Chi , Beidi Chen

Neural Networks (NN) provide a solid and reliable way of executing different types of applications, ranging from speech recognition to medical diagnosis, speeding up onerous and long workloads. The challenges involved in their…

Hardware Architecture · Computer Science 2023-09-26 Federico Manca , Francesco Ratto

Deploying Large Language Models (LLMs) efficiently on edge devices is often constrained by limited memory capacity and high power consumption. Low-bit quantization methods, particularly ternary quantization, have demonstrated significant…

Hardware Architecture · Computer Science 2025-05-02 Chenyang Yin , Zhenyu Bai , Pranav Venkatram , Shivam Aggarwal , Zhaoying Li , Tulika Mitra

FPGA overlays are commonly implemented as coarse-grained reconfigurable architectures with a goal to improve designers' productivity through balancing flexibility and ease of configuration of the underlying fabric. To truly facilitate full…

Hardware Architecture · Computer Science 2016-06-22 Ho-Cheung Ng , Cheng Liu , Hayden Kwok-Hay So