English
Related papers

Related papers: Pre-cache: A Microarchitectural Solution to preven…

200 papers

In the main text published at USENIX Security 2025, we presented a systematic analysis of the role of cache occupancy in the design considerations for randomized caches (from the perspectives of performance and security). On the performance…

Cryptography and Security · Computer Science 2025-10-21 Anirban Chakraborty , Nimish Mishra , Sayandeep Saha , Sarani Bhattacharya , Debdeep Mukhopadhyay

Spectre attacks exploit speculative execution to leak sensitive information. In the last few years, a number of static side-channel detectors have been proposed to detect cache leakage in the presence of speculative execution. However,…

Cryptography and Security · Computer Science 2022-11-28 Ali Sahraee

In this work we examine how the updates addressing Meltdown and Spectre vulnerabilities impact the performance of HPC applications. To study this we use the application kernel module of XDMoD to test the performance before and after the…

Microarchitectural optimizations are expected to play a crucial role in ensuring performance scalability in future technology nodes. However, recent attacks have demonstrated that microarchitectural optimizations, which were assumed to be…

Cryptography and Security · Computer Science 2022-12-21 Nadja Ramhöj Holtryd , Madhavan Manivannan , Per Stenström

Microarchitectural attacks on CPU structures have been studied in native applications, as well as in web browsers. These attacks continue to be a substantial threat to computing systems at all scales. With the proliferation of heterogeneous…

Cryptography and Security · Computer Science 2024-01-10 Ethan Ferguson , Adam Wilson , Hoda Naghibijouybari

We present a new hardware-agnostic side-channel attack that targets one of the most fundamental software caches in modern computer systems: the operating system page cache. The page cache is a pure software cache that contains all…

Cryptography and Security · Computer Science 2019-01-07 Daniel Gruss , Erik Kraft , Trishita Tiwari , Michael Schwarz , Ari Trachtenberg , Jason Hennessey , Alex Ionescu , Anders Fogh

Modern multicore processors are employing large last-level caches, for example Intel's E7-8800 processor uses 24MB L3 cache. Further, with each CMOS technology generation, leakage energy has been dramatically increasing and hence, leakage…

Hardware Architecture · Computer Science 2013-10-17 Sparsh Mittal

Different from the traditional software vulnerability, the microarchitecture side channel has three characteristics: extensive influence, potent threat, and tough defense. The main reason for the micro-architecture side channel is resource…

Cryptography and Security · Computer Science 2019-10-29 Yue Zhang , Ziyuan Zhu , Dan Meng

Side channel attacks steal secret keys by cleverly leveraging information leakages and can, therefore, break encryption. Thus, detection and mitigation of side channel attacks is a very important problem, but the solutions proposed in the…

Cryptography and Security · Computer Science 2020-10-28 Sharjeel Khan , Girish Mururu , Santosh Pande

Speculative execution is an optimization technique that has been part of CPUs for over a decade. It predicts the outcome and target of branch instructions to avoid stalling the execution pipeline. However, until recently, the security…

Cryptography and Security · Computer Science 2018-08-21 Giorgi Maisuradze , Christian Rossow

In cloud computing environments, multiple tenants are often co-located on the same multi-processor system. Thus, preventing information leakage between tenants is crucial. While the hypervisor enforces software isolation, shared hardware,…

Cryptography and Security · Computer Science 2016-06-29 Peter Pessl , Daniel Gruss , Clémentine Maurice , Michael Schwarz , Stefan Mangard

Accelerators used for machine learning (ML) inference provide great performance benefits over CPUs. Securing confidential model in inference against off-chip side-channel attacks is critical in harnessing the performance advantage in…

Cryptography and Security · Computer Science 2021-10-15 Sarbartha Banerjee , Shijia Wei , Prakash Ramrakhyani , Mohit Tiwari

Intel SGX is known to be vulnerable to a class of practical attacks exploiting memory access pattern side-channels, notably page-fault attacks and cache timing attacks. A promising hardening scheme is to wrap applications in hardware…

Cryptography and Security · Computer Science 2022-12-29 Yuzhe Tang , Kai Li , Yibo Wang , Jiaqi Chen , Cheng Xu

Computer systems often provide hardware support for isolation mechanisms like privilege levels, virtual memory, or enclaved execution. Over the past years, several successful software-based side-channel attacks have been developed that…

Cryptography and Security · Computer Science 2020-01-30 Matteo Busi , Job Noorman , Jo Van Bulck , Letterio Galletta , Pierpaolo Degano , Jan Tobias Mühlberg , Frank Piessens

This paper introduces Okapi, a new hardware/software cross-layer architecture designed to mitigate Transient Execution Side Channel attacks, including Spectre variants, in modern computing systems. Okapi provides a hardware basis for secure…

Microarchitectural timing attacks exploit subtle timing variations caused by hardware behaviors to leak sensitive information. In this paper, we introduce MCHammer, a novel side-channel technique that leverages machine clears induced by…

Cryptography and Security · Computer Science 2025-02-17 Billy Bob Brumley

Modern processor designs use a variety of microarchitectural methods to achieve high performance. Unfortunately, new side-channels have often been uncovered that exploit these enhanced designs. One area that has received little attention…

Cryptography and Security · Computer Science 2021-09-02 Yun Chen , Lingfeng Pei , Trevor E. Carlson

Recent work has introduced attacks that extract the architecture information of deep neural networks (DNN), as this knowledge enhances an adversary's capability to conduct black-box attacks against the model. This paper presents the first…

Cryptography and Security · Computer Science 2020-02-03 Sanghyun Hong , Michael Davinroy , Yiǧitcan Kaya , Stuart Nevans Locke , Ian Rackow , Kevin Kulda , Dana Dachman-Soled , Tudor Dumitraş

The efficacy of address space layout randomization has been formally demonstrated in a shared-memory model by Abadi et al., contingent on specific assumptions about victim programs. However, modern operating systems, implementing layout…

Cryptography and Security · Computer Science 2025-04-14 Davide Davoli , Martin Avanzini , Tamara Rezk

Rigorous quantitative evaluation of microarchitectural side channels is challenging for two reasons. First, the processors, attacks, and defenses often exhibit probabilistic behaviors. These probabilistic behaviors arise due to natural…

Cryptography and Security · Computer Science 2025-10-06 Weihang Li , Pete Crowley , Arya Tschand , Yu Wang , Miroslav Pajic , Daniel Sorin