English
Related papers

Related papers: FIFOAdvisor: A DSE Framework for Automated FIFO Si…

200 papers

Deep Neural Networks (DNNs) are capable of solving complex problems in domains related to embedded systems, such as image and natural language processing. To efficiently implement DNNs on a specific FPGA platform for a given cost criterion,…

Hardware Architecture · Computer Science 2021-10-22 Jonas Ney , Dominik Loroch , Vladimir Rybalkin , Nico Weber , Jens Krüger , Norbert Wehn

It is well known that many types of artificial neural networks, including recurrent networks, can achieve a high classification accuracy even with low-precision weights and activations. The reduction in precision generally yields much more…

Computer Vision and Pattern Recognition · Computer Science 2018-07-13 Vladimir Rybalkin , Alessandro Pappalardo , Muhammad Mohsin Ghaffar , Giulio Gambardella , Norbert Wehn , Michaela Blott

High-Level Synthesis (HLS) improves IC development productivity by enabling hardware design from C-like languages. However, strict coding constraints and design-specific optimizations limit its widespread adoption. While recent efforts…

Hardware Architecture · Computer Science 2026-04-22 Runkai Li , Jia Xiong , Xiuyuan He , Jieru Zhao , Jiaqi Lv , Haowen Fang , Lei Qi , Xi Wang

Large language models (LLMs) have demonstrated exceptional proficiency in understanding and generating human language, but efficient inference on resource-constrained embedded devices remains challenging due to large model sizes and…

Hardware Architecture · Computer Science 2025-07-15 Weihong Xu , Haein Choi , Po-kai Hsu , Shimeng Yu , Tajana Rosing

High-level synthesis (HLS) enhances digital hardware design productivity through a high abstraction level. Even if the HLS abstraction prevents fine-grained manual register-transfer level (RTL) optimizations, it also enables automatable…

Hardware Architecture · Computer Science 2024-01-01 Giovanni Brignone , Mihai T. Lazarescu , Luciano Lavagno

High-level synthesis (HLS) accelerates FPGA design by rapidly generating diverse implementations using optimization directives. However, even with cycle-accurate C/RTL co-simulation, the reported clock cycles often differ significantly from…

Hardware Architecture · Computer Science 2025-04-18 Jiho Kim , Cong Hao

Reconfigurable architectures like Field Programmable Gate Arrays (FPGAs) have been used for accelerating computations in several domains because of their unique combination of flexibility, performance, and power efficiency. However, FPGAs…

Hardware Architecture · Computer Science 2023-04-26 Murat Isik , Kayode Inadagbo , Hakan Aktas

Increased reliance on graphics processing units (GPUs) for high-intensity computing tasks raises challenges regarding energy consumption. To address this issue, dynamic voltage and frequency scaling (DVFS) has emerged as a promising…

Performance · Computer Science 2024-07-19 Qiang Wang , Laiyi Li , Weile Luo , Yijia Zhang , Bingqiang Wang

Fine-tuning large language models (LLMs) via federated learning, i.e., FedLLM, has been proposed to adapt LLMs for various downstream applications in a privacy-preserving way. To reduce the fine-tuning costs on resource-constrained devices,…

Machine Learning · Computer Science 2025-03-28 Jun Liu , Yunming Liao , Hongli Xu , Yang Xu

Automating radio frequency (RF) amplifier design remains challenging because existing methods suffer from the curse of dimensionality, weak use of domain knowledge, and poor transferability, leading to low data efficiency. Meanwhile,…

Hardware Architecture · Computer Science 2026-05-12 Hang Lu , Guochang Li , Qianyu Chen , Huiyan Gao , Shaogang Wang , Xuanyu He , Yiwei Liu , Gaopeng Chen , Nayu Li , Xiaokang Qi , Chunyi Song , Zhiwei Xu

This paper presents a workflow for synthesizing near-optimal FPGA implementations for structured-mesh based stencil applications for explicit solvers. It leverages key characteristics of the application class, its computation-communication…

Hardware Architecture · Computer Science 2021-01-08 Kamalavasan Kamalakkannan , Gihan R. Mudalige , Istvan Z. Reguly , Suhaib A. Fahmy

Spatial computing architectures pose an attractive alternative to mitigate control and data movement overheads typical of load-store architectures. In practice, these devices are rarely considered in the HPC community due to the steep…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-04-23 Tiziano De Matteis , Johannes de Fine Licht , Torsten Hoefler

High-level synthesis (HLS) has significantly advanced the automation of digital circuits design, yet the need for expertise and time in pragma tuning remains challenging. Existing solutions for the design space exploration (DSE) adopt…

Hardware Architecture · Computer Science 2025-04-14 Ping Chang , Tosiron Adegbija , Yuchao Liao , Claudio Talarico , Ao Li , Janet Roveda

Designing distributed filter circuits (DFCs) is complex and time-consuming, involving setting and optimizing multiple hyperparameters. Traditional optimization methods, such as using the commercial finite element solver HFSS (High-Frequency…

Machine Learning · Computer Science 2024-07-30 Peng Gao , Tao Yu , Fei Wang , Ru-Yue Yuan

Machine Learning applications on HPC systems have been gaining popularity in recent years. The upcoming large scale systems will offer tremendous parallelism for training through GPUs. However, another heavy aspect of Machine Learning is…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-07-05 Steven W. D. Chien , Artur Podobas , Ivy B. Peng , Stefano Markidis

A low-latency and energy-efficient tensor algebra accelerator design must optimize how data movement and operations are scheduled (i.e., mapped) in the accelerator architecture. A key mapping optimization is fusion, meaning holding data…

Hardware Architecture · Computer Science 2026-05-05 Tanner Andrulis , Michael Gilbert , Vivienne Sze , Joel S. Emer

Federated fine-tuning (FFT) of large language models (LLMs) has recently emerged as a promising solution to enable domain-specific adaptation while preserving data privacy. Despite its benefits, FFT on resource-constrained clients relies on…

Machine Learning · Computer Science 2025-08-19 Manning Zhu , Songtao Guo , Pengzhan Zhou , Yansong Ning , Chang Han , Dewen Qiao

Traditional deep learning relies on end-to-end backpropagation for training, but it suffers from drawbacks such as high memory consumption and not aligning with biological neural networks. Recent advancements have introduced locally…

Computer Vision and Pattern Recognition · Computer Science 2024-07-10 Junhao Su , Chenghao He , Feiyu Zhu , Xiaojie Xu , Dongzhi Guan , Chenyang Si

Diffusion models can learn rich representations during data generation, showing potential for Self-Supervised Learning (SSL), but they face a trade-off between generative quality and discriminative performance. Their iterative sampling also…

Machine Learning · Computer Science 2025-12-24 Kosuke Ukita , Tsuyoshi Okita

The use of HSI for autonomous navigation is a promising research field aimed at improving the accuracy and robustness of detection, tracking, and scene understanding systems based on vision sensors. Combining advanced computer algorithms,…

Computer Vision and Pattern Recognition · Computer Science 2025-07-23 Jon Gutiérrez-Zaballa , Koldo Basterretxea , Javier Echanobe
‹ Prev 1 3 4 5 6 7 10 Next ›