English
Related papers

Related papers: PRACtical: Subarray-Level Counter Update and Bank-…

200 papers

This dissertation rigorously characterizes many modern commodity DRAM devices and shows that by exploiting DRAM access timing margins within manufacturer-recommended DRAM timing specifications, we can significantly improve system…

Hardware Architecture · Computer Science 2021-09-30 Jeremie S. Kim

High access frequency of certain rows in the DRAM may cause data loss in cells of physically adjacent rows due to crosstalk. The malicious exploit of this crosstalk by repeatedly accessing a row to induce this effect is known as row…

Hardware Architecture · Computer Science 2018-06-08 Seyed Mohammad Seyedzadeh , Alex K. Jones , Rami Melhem

DRAM is the building block of modern main memory systems. DRAM cells must be periodically refreshed to prevent data loss. Refresh operations degrade system performance by interfering with memory accesses. As DRAM chip density increases with…

Hardware Architecture · Computer Science 2022-09-22 Abdullah Giray Yağlıkçı , Ataberk Olgun , Minesh Patel , Haocong Luo , Hasan Hassan , Lois Orosa , Oğuz Ergin , Onur Mutlu

Since its public introduction in the mid-2010s, the Row Hammer (RH) phenomenon has drawn significant attention from the research community due to its security implications. Although many RH-protection schemes have been proposed by processor…

Cryptography and Security · Computer Science 2021-12-28 Michael Jaemin Kim , Jaehyun Park , Yeonhong Park , Wanju Doh , Namhoon Kim , Tae Jun Ham , Jae W. Lee , Jung Ho Ahn

In order to shed more light on how RowHammer affects modern and future devices at the circuit-level, we first present an experimental characterization of RowHammer on 1580 DRAM chips (408x DDR3, 652x DDR4, and 520x LPDDR4) from 300 DRAM…

Hardware Architecture · Computer Science 2020-06-01 Jeremie S. Kim , Minesh Patel , A. Giray Yaglikci , Hasan Hassan , Roknoddin Azizi , Lois Orosa , Onur Mutlu

This paper investigates secure low-cost in-DRAM trackers for mitigating Rowhammer (RH). In-DRAM solutions have the advantage that they can solve the RH problem within the DRAM chip, without relying on other parts of the system. However,…

Cryptography and Security · Computer Science 2024-07-24 Moinuddin Qureshi , Salman Qazi , Aamer Jaleel

The Rowhammer vulnerability continues to get worse, with the Rowhammer Threshold (TRH) reducing from 139K activations to 4.8K activations over the last decade. Typical Rowhammer mitigations rely on tracking aggressor rows. The number of…

Cryptography and Security · Computer Science 2023-11-08 Anish Saxena , Moinuddin Qureshi

Modern DRAM cells are periodically refreshed to prevent data loss due to leakage. Commodity DDR DRAM refreshes cells at the rank level. This degrades performance significantly because it prevents an entire rank from serving memory requests…

Hardware Architecture · Computer Science 2017-12-22 Kevin K. Chang , Donghyuk Lee , Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Yoongu Kim , Onur Mutlu

Modern DRAM cells are periodically refreshed to prevent data loss due to leakage. Commodity DDR DRAM refreshes cells at the rank level. This degrades performance significantly because it prevents an entire rank from serving memory requests…

Hardware Architecture · Computer Science 2016-01-26 Kevin Kai-Wei Chang , Donghyuk Lee , Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Yoongu Kim , Onur Mutlu

Rowhammer is a critical vulnerability in dynamic random access memory (DRAM) that continues to pose a significant threat to various systems. However, we find that conventional load-based attacks are becoming highly ineffective on the most…

Cryptography and Security · Computer Science 2025-10-21 Weijie Chen , Shan Tang , Yulin Tang , Xiapu Luo , Yinqian Zhang , Weizhong Qiang

Aggressive memory density scaling causes modern DRAM devices to suffer from RowHammer, a phenomenon where rapidly activating a DRAM row can cause bit-flips in physically-nearby rows. Recent studies demonstrate that modern DRAM chips,…

RowHammer is a circuit-level DRAM vulnerability, where repeatedly activating and precharging a DRAM row, and thus alternating the voltage of a row's wordline between low and high voltage levels, can cause bit flips in physically nearby…

Modern multicore system-on-chips (SoCs) share off-chip DRAM across cores, where bank-level interference can significantly degrade performance and threaten real-time guarantees. While prior work has focused on per-core bandwidth regulation,…

Hardware Architecture · Computer Science 2026-03-30 Connor Rudy Sullivan , Amin Mamandipoor , Cole Ridge Strickler , Heechul Yun

Rowhammer is a serious security problem of contemporary dynamic random-access memory (DRAM) where reads or writes of bits can flip other bits. DRAM manufacturers add mitigations, but don't disclose details, making it difficult for customers…

Cryptography and Security · Computer Science 2022-12-01 Amir Naseredini , Martin Berger , Matteo Sammartino , Shale Xiong

This article summarizes the idea of "refresh-access parallelism," which was published in HPCA 2014, and examines the work's significance and future potential. The overarching objective of our HPCA 2014 paper is to reduce the significant…

Hardware Architecture · Computer Science 2018-05-04 K. K. Chang , D. Lee , Z. Chishti , A. R. Alameldeen , C. Wilkerson , Y. Kim , O. Mutlu

DRAM chips are vulnerable to read disturbance phenomena (e.g., RowHammer and RowPress), where repeatedly accessing or keeping open a DRAM row causes bitflips in nearby rows. Attackers leverage RowHammer bitflips in real systems to take over…

DRAM cells are susceptible to Data-Disturbance Errors (DDE), which can be exploited by an attacker to compromise system security. Rowhammer is a well-known DDE vulnerability that occurs when a row is repeatedly activated. Rowhammer can be…

Cryptography and Security · Computer Science 2024-07-24 Moinuddin Qureshi , Anish Saxena , Aamer Jaleel

This paper summarizes the idea of Subarray-Level Parallelism (SALP) in DRAM, which was published in ISCA 2012, and examines the work's significance and future potential. Modern DRAMs have multiple banks to serve multiple memory requests in…

Hardware Architecture · Computer Science 2018-05-08 Yoongu Kim , Vivek Seshadri , Donghyuk Lee , Jamie Liu , Onur Mutlu

Modern systems mitigate Rowhammer using victim refresh, which refreshes the two neighbours of an aggressor row when it encounters a specified number of activations. Unfortunately, complex attack patterns like Half-Double break…

Cryptography and Security · Computer Science 2023-08-30 Anish Saxena , Saurav Mathur , Moinuddin Qureshi

DRAM is the primary technology used for main memory in modern systems. Unfortunately, as DRAM scales down to smaller technology nodes, it faces key challenges in both data integrity and latency, which strongly affect overall system…

Hardware Architecture · Computer Science 2023-03-15 Hasan Hassan