English
Related papers

Related papers: CCSS: Hardware-Accelerated RTL Simulation with Fas…

200 papers

Simulation is a foundational tool for the analysis and testing of cyber-physical systems (CPS), underpinning activities such as algorithm development, runtime monitoring, and system verification. As CPS grow in complexity and scale,…

Software Engineering · Computer Science 2025-06-13 Quinn Thibeault , Giulia Pedrielli

Multiple signal classification algorithm (MUSICAL) provides a super-resolution microscopy method. In the previous research, MUSICAL has enabled data-parallelism well on a desktop computer or a Linux-based server. However, the running time…

Distributed, Parallel, and Cluster Computing · Computer Science 2022-06-14 Quan Do , Jon Ivar Kristiansen , Krishna Agarwal , Phuong Hoai Ha

As the one-chip integration of HW-modules designed by different companies becomes more and more popular reliability of a HW-design and evaluation of the timing behavior during the prototype stage are absolutely necessary. One way to…

Hardware Architecture · Computer Science 2016-11-17 Wolfram Hardt , Bernd Kleinjohann

Sequence labeling models often benefit from incorporating external knowledge. However, this practice introduces data heterogeneity and complicates the model with additional modules, leading to increased expenses for training a…

Computation and Language · Computer Science 2025-06-19 Xuemei Tang , Jun Wang , Qi Su , Chu-ren Huang , Jinghang Gu

In this work, we introduce a novel GPU-accelerated circuit satisfiability (CircuitSAT) sampling technique for sequential circuits. This work is motivated by the requirement in constrained random verification (CRV) to generate input stimuli…

Hardware Architecture · Computer Science 2025-03-04 Arash Ardakani , Kevin He , John Wawrzynek

Over the past few years, there has been an increased interest in including FPGAs in data centers and high-performance computing clusters along with GPUs and other accelerators. As a result, it has become increasingly important to have a…

Distributed, Parallel, and Cluster Computing · Computer Science 2022-09-14 Mostafa Eghbali Zarch , Reece Neff , Michela Becchi

Detailed timing models are indispensable tools for the design space exploration of Multiprocessor Systems on Chip (MPSoCs). As core counts continue to increase, the complexity in memory hierarchies and interconnect topologies is also…

Hardware Architecture · Computer Science 2024-05-14 José Cubero-Cascante , Niko Zurstraßen , Jörn Nöller , Rainer Leupers , Jan Moritz Joseph

Stochastic simulation techniques employed for the analysis of portfolios of insurance/reinsurance risk, often referred to as `Aggregate Risk Analysis', can benefit from exploiting state-of-the-art high-performance computing platforms. In…

Distributed, Parallel, and Cluster Computing · Computer Science 2013-08-19 A. K. Bahl , O. Baltzer , A. Rau-Chaplin , B. Varghese , A. Whiteway

Single-cell sequencing technologies reveal cellular heterogeneity at high resolution, advancing our understanding of biological complexity. As datasets start to scale to tens of millions of cells, computational workflows face substantial…

We present a technique designed for parallelizing large rigid body simulations, capable of exploiting multiple CPU cores within a computer and across a network. Our approach can be applied to simulate both unilateral and bilateral…

Graphics · Computer Science 2024-03-27 Manas Kale , Paul G. Kry

Matrix multiplication is a foundational operation in scientific computing and machine learning, yet its computational complexity makes it a significant bottleneck for large-scale applications. The shift to parallel architectures, primarily…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-07-30 Mufakir Qamar Ansari , Mudabir Qamar Ansari

Scientific applications are often irregular and characterized by large computationally-intensive parallel loops. Dynamic loop scheduling (DLS) techniques improve the performance of computationally-intensive scientific applications via load…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-05-08 Ali Mohammed , Ahmed Eleliemy , Florina M. Ciorba , Franziska Kasielke , Ioana Banicescu

We present a novel low latency CMOS hardware accelerator for fully connected (FC) layers in deep neural networks (DNNs). The FC accelerator, FC-ACCL, is based on 128 8x8 or 16x16 processing elements (PEs) for matrix-vector multiplication,…

Hardware Architecture · Computer Science 2020-11-26 Nick Iliev , Amit Ranjan Trivedi

The rapid growth of AI applications has driven increased demand for specialized AI hardware, highlighting critical opportunities within the memory subsystem, which often serves as a performance bottleneck in high-demand workloads such as…

Hardware Architecture · Computer Science 2025-08-19 Ansh Chaurasia

R has become a cornerstone of scientific and statistical computing due to its extensive package ecosystem, expressive syntax, and strong support for reproducible analysis. However, as data sizes and computational demands grow, native R…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-05-13 Xiran Zhang , Javier Conejero , Sameh Abdulah , Jorge Ejarque , Ying Sun , Rosa M. Badia , David E. Keyes , Marc G. Genton

The high accuracy of detector simulation is crucial for modern particle physics experiments. However, this accuracy comes with a high computational cost, which will be exacerbated by the large datasets and complex detector upgrades…

High-level synthesis (HLS) is a powerful tool for developing efficient hardware accelerators that rely on specialized memory systems to achieve sufficient on-chip data reuse and off-chip bandwidth utilization. However, even with HLS,…

Programming Languages · Computer Science 2026-01-26 Izumi Tanaka , Ken Sakayori , Shinya Takamaeda-Yamazaki , Naoki Kobayashi

Diffusion large language models (dLLMs) generate text through iterative denoising. In commonly adopted parallel decoding schemes, each step confirms only high-confidence positions while remasking the others. By analyzing dLLM denoising…

Computation and Language · Computer Science 2026-05-27 Kangyu Wang , Zhiyun Jiang , Haibo Feng , Weijia Zhao , Lin Liu , Jianguo Li , Zhenzhong Lan , Weiyao Lin

Quantum circuit simulation is crucial for the development of quantum algorithms, particularly given the high cost and noise limitations of physical quantum hardware. While full-state quantum circuit simulation is commonly employed for…

Quantum Physics · Physics 2026-04-15 Chuan-Chi Wang , Yan-Jie Wang , Chia-Heng Tu , Shih-Hao Hung

Virtualization is the abstraction of details. Algorithms and programming languages provide abstraction, too. Virtualization of hardware and embedded systems is becoming more and more important in heterogeneous environments and networks,…

Hardware Architecture · Computer Science 2023-02-07 Stefan Bosse