English
Related papers

Related papers: VEXP: A Low-Cost RISC-V ISA Extension for Accelera…

200 papers

Compared to the first generation of deep neural networks, dominated by regular, compute-intensive kernels such as matrix multiplications (MatMuls) and convolutions, modern decoder-based transformers interleave attention, normalization, and…

Hardware Architecture · Computer Science 2026-03-06 Max Wipfli , Gamze İslamoğlu , Navaneeth Kunhi Purayil , Angelo Garofalo , Luca Benini

Attention is a core operation in numerous machine learning and artificial intelligence models. This work focuses on the acceleration of attention kernel using FlashAttention algorithm, in vector processors, particularly those based on the…

Machine Learning · Computer Science 2025-10-09 Vasileios Titopoulos , Kosmas Alexandridis , Giorgos Dimitrakopoulos

Transformer-based generative Artificial Intelligence (GenAI) models achieve remarkable results in a wide range of fields, including natural language processing, computer vision, and audio processing. However, this comes at the cost of…

Hardware Architecture · Computer Science 2024-12-10 Andrea Belano , Yvan Tortorella , Angelo Garofalo , Luca Benini , Davide Rossi , Francesco Conti

As the performance gains from accelerating quantized matrix multiplication plateau, the softmax operation becomes the critical bottleneck in Transformer inference. This bottleneck stems from two hardware limitations: (1) limited data…

Machine Learning · Computer Science 2026-02-03 Zisheng Ye , Xiaoyu He , Maoyuan Song , Guoliang Qiu , Chao Liao , Chen Wu , Yonggang Sun , Zhichun Li , Xiaoru Xie , Yuanyong Luo , Hu Liu , Pinyan Lu , Heng Liao

Edge AI deployment faces critical challenges balancing computational performance, energy efficiency, and resource constraints. This paper presents FPGA-accelerated RISC-V instruction set architecture (ISA) extensions for efficient neural…

Hardware Architecture · Computer Science 2025-11-11 Arya Parameshwara , Santosh Hanamappa Mokashi

Dense Matrix Multiplication (MatMul) is arguably one of the most ubiquitous compute-intensive kernels, spanning linear algebra, DSP, graphics, and machine learning applications. Thus, MatMul optimization is crucial not only in…

Hardware Architecture · Computer Science 2024-01-09 Matteo Perotti , Yichao Zhang , Matheus Cavalcante , Enis Mustafa , Luca Benini

Fast and energy-efficient low-bitwidth floating-point (FP) arithmetic is essential for Artificial Intelligence (AI) systems. Microscaling (MX) standardized formats have recently emerged as a promising alternative to baseline low-bitwidth FP…

Hardware Architecture · Computer Science 2025-05-20 Gamze İslamoğlu , Luca Bertaccini , Arpan Suravi Prasad , Francesco Conti , Angelo Garofalo , Luca Benini

Transformer-based foundation models have become crucial for various domains, most notably natural language processing (NLP) or computer vision (CV). These models are predominantly deployed on high-performance GPUs or hardwired accelerators…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-05-30 Viviane Potocnik , Luca Colagrande , Tim Fischer , Luca Bertaccini , Daniele Jahier Pagliari , Alessio Burrello , Luca Benini

The importance of open-source hardware and software has been increasing. However, despite GPUs being one of the more popular accelerators across various applications, there is very little open-source GPU infrastructure in the public domain.…

Hardware Architecture · Computer Science 2021-10-22 Blaise Tine , Fares Elsabbagh , Krishna Yalamarthy , Hyesoon Kim

FlashAttention-style online softmax enables exact attention computation with linear memory by streaming score tiles through on-chip memory and maintaining a running maximum and normalizer. However, as attention kernels approach peak…

Machine Learning · Computer Science 2026-04-15 Yupeng Sun , Yanzhao Li , Zhiqiang Zou , Bai Du , Zhiyuan Zhang , Hui Dong , Gaoyige Fan , Hui Wang

This paper presents an automated approach for designing processors that support a subset of the RISC-V instruction set architecture (ISA) for a new class of applications at Extreme Edge. The electronics used in extreme edge applications…

Hardware Architecture · Computer Science 2025-10-29 Alireza Raisiardali , Konstantinos Iordanou , Jedrzej Kufel , Kowshik Gudimetla , Kris Myny , Emre Ozer

Whilst numerous areas of computing have adopted the RISC-V Instruction Set Architecture (ISA) wholesale in recent years, it is yet to become widespread in HPC. RISC-V accelerators offer a compelling option where the HPC community can…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-06-19 Nick Brown , Jake Davies , Felix LeClair

Transformer networks have emerged as the state-of-the-art approach for natural language processing tasks and are gaining popularity in other domains such as computer vision and audio processing. However, the efficient hardware acceleration…

Hardware Architecture · Computer Science 2024-07-29 Gamze İslamoğlu , Moritz Scherer , Gianna Paulin , Tim Fischer , Victor J. B. Jung , Angelo Garofalo , Luca Benini

By exploiting the modular RISC-V ISA this paper presents the customization of instruction set with posit\textsuperscript{\texttrademark} arithmetic instructions to provide improved numerical accuracy, well-defined behavior and increased…

Hardware Architecture · Computer Science 2024-04-09 Federico Rossi , Francesco Urbani , Marco Cococcioni , Emanuele Ruffaldi , Sergio Saponara

The attention mechanism is a pivotal element within the transformer architecture, making a substantial contribution to its exceptional performance. Within this attention mechanism, Softmax is an imperative component that enables the model…

Hardware Architecture · Computer Science 2024-09-05 Tianhua Xia , Sai Qian Zhang

This work introduces lightweight extensions to the RISC-V ISA to boost the efficiency of heavily Quantized Neural Network (QNN) inference on microcontroller-class cores. By extending the ISA with nibble (4-bit) and crumb (2-bit) SIMD…

Hardware Architecture · Computer Science 2020-12-01 Angelo Garofalo , Giuseppe Tagliavini , Francesco Conti , Luca Benini , Davide Rossi

Transformers have significantly advanced AI and machine learning through their powerful attention mechanism. However, computing attention on long sequences can become a computational bottleneck. FlashAttention mitigates this by fusing the…

Hardware Architecture · Computer Science 2026-02-10 Kosmas Alexandridis , Giorgos Dimitrakopoulos

To meet the computational requirements of modern workloads under tight energy constraints, general-purpose accelerator architectures have to integrate an ever-increasing number of extremely area- and energy-efficient processing elements…

Hardware Architecture · Computer Science 2025-11-11 Luca Colagrande , Luca Benini

Recent advancements in quantization and mixed-precision approaches offers substantial opportunities to improve the speed and energy efficiency of Neural Networks (NN). Research has shown that individual parameters with varying low…

Hardware Architecture · Computer Science 2024-08-14 Giorgos Armeniakos , Alexis Maras , Sotirios Xydis , Dimitrios Soudris

Sparse linear algebra is crucial in many application domains, but challenging to handle efficiently in both software and hardware, with one- and two-sided operand sparsity handled with distinct approaches. In this work, we enhance an…

Hardware Architecture · Computer Science 2023-10-03 Paul Scheffler , Florian Zaruba , Fabian Schuiki , Torsten Hoefler , Luca Benini
‹ Prev 1 2 3 10 Next ›