English
Related papers

Related papers: Revisiting Page Migration for Main-Memory Database…

200 papers

Computers used for data analytics are often NUMA systems with multiple sockets per machine, multiple cores per socket, and multiple thread contexts per core. To get the peak performance out of these machines requires the correct number of…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-06-16 Daniel Goodman , Roni Haecki , Tim Harris

Data intensive applications on clusters often require requests quickly be sent to the node managing the desired data. In many applications, one must look through a sorted tree structure to determine the responsible node for accessing or…

Distributed, Parallel, and Cluster Computing · Computer Science 2007-05-23 Xiaoqin Ma , Gene Cooperman

Modern operating systems are typically POSIX-compliant with major system calls specified decades ago. The next generation of non-volatile memory (NVM) technologies raise concerns about the efficiency of the traditional POSIX-based systems.…

Operating Systems · Computer Science 2019-03-12 Viacheslav Dubeyko , Om Rameshwar Gatla , Mai Zheng

Modern multi-socket architectures exhibit non-uniform memory access (NUMA) behavior, where access by a core to data cached locally on a socket is much faster than access to data cached on a remote socket. Prior work offers several efficient…

Operating Systems · Computer Science 2019-03-04 Dave Dice , Alex Kogan

As memory capacity has outstripped TLB coverage, large data applications suffer from frequent page table walks. We investigate two complementary techniques for addressing this cost: reducing the number of accesses required and reducing the…

Hardware Architecture · Computer Science 2021-09-03 Chang Hyun Park , Ilias Vougioukas , Andreas Sandberg , David Black-Schaffer

Neural networks (NNs) are growing in importance and complexity. A neural network's performance (and energy efficiency) can be bound either by computation or memory resources. The processing-in-memory (PIM) paradigm, where computation is…

Hardware Architecture · Computer Science 2023-03-28 Geraldo F. Oliveira , Juan Gómez-Luna , Saugata Ghose , Amirali Boroumand , Onur Mutlu

Many modern workloads, such as neural networks, databases, and graph processing, are fundamentally memory-bound. For such workloads, the data movement between main memory and CPU cores imposes a significant overhead in terms of both latency…

Hardware Architecture · Computer Science 2022-05-06 Juan Gómez-Luna , Izzat El Hajj , Ivan Fernandez , Christina Giannoula , Geraldo F. Oliveira , Onur Mutlu

The development of high-speed storage devices such as NVMe SSDs has shifted the primary I/O bottleneck from hardware to software. Modern database systems also rely on kernel-based I/O paths, where frequent system call invocations and…

Databases · Computer Science 2026-03-06 Hongsu Byun , Seungjae Lee , Honghyeon Yoo , Myoungjoon Kim , Sungyong Park

Indexing is a well-known database technique used to facilitate data access and speed up query processing. Nevertheless, the construction and modification of indexes are very expensive. In traditional approaches, all records in the database…

Databases · Computer Science 2023-06-22 Wojciech Macyna , Michal Kukowski

The rapid evolution of Large Language Models (LLMs) towards long-context reasoning and sparse architectures has pushed memory requirements far beyond the capacity of individual device HBM. While emerging supernode architectures offer…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-02-04 Fangxin Liu , Qinghua Zhang , Hanjing Shen , Zhibo Liang , Li Jiang , Haibing Guan , Chong Bao , Xuefeng Jin

Large language model (LLM) inference has been a prevalent demand in daily life and industries. The large tensor sizes and computing complexities in LLMs have brought challenges to memory, computing, and databus. This paper proposes a…

Hardware Architecture · Computer Science 2025-09-19 Yimin Wang , Yue Jiet Chong , Xuanyao Fong

The performance of today's in-memory indexes is bottlenecked by the memory latency/bandwidth wall. Processing-in-memory (PIM) is an emerging approach that potentially mitigates this bottleneck, by enabling low-latency memory access whose…

Even though existing database indexes (e.g., B+-Tree) speed up the query execution, they suffer from two main drawbacks: (1) A database index usually yields 5% to 15% additional storage overhead which results in non-ignorable dollar cost in…

Databases · Computer Science 2016-04-13 Jia Yu , Mohamed Sarwat

Data structures used in software development have inbuilt redundancy to improve software reliability and to speed up performance. Examples include a Doubly Linked List which allows a faster deletion due to the presence of the previous…

Databases · Computer Science 2025-08-05 Pratyush Mahapatra , Mark D. Hill , Michael M. Swift

Processing-in-Memory (PIM) architectures enable computation directly within DRAM and help combat the memory wall problem. Bit-shifting is a fundamental operation that enables PIM applications such as shift-and-add multiplication, adders…

Hardware Architecture · Computer Science 2026-03-02 William C. Tegge , Alex K. Jones

Processing-in-Memory (PIM) enhances memory with computational capabilities, potentially solving energy and latency issues associated with data transfer between memory and processors. However, managing concurrent computation and data flow…

Hardware Architecture · Computer Science 2025-05-09 Ahmed Mamdouh , Haoran Geng , Michael Niemier , Xiaobo Sharon Hu , Dayane Reis

In this paper, we investigate a non-orthogonal multiple access (NOMA) based mobile edge computing (MEC) network, in which two users may partially offload their respective tasks to a single MEC server through uplink NOMA. We propose a new…

Information Theory · Computer Science 2019-07-15 Yinghui Ye , Guangyue Lu , Rose Qingyang Hu , Liqin Shi

Tree-based data structures are ubiquitous across applications. Therefore, a multitude of different tree implementations exist. However, while these implementations are diverse, they share a tree structure as the underlying data structure.…

Hardware Architecture · Computer Science 2025-01-30 Daniel Biebert , Christian Hakert , Jian-Jia Chen

Performance and reliability are two prominent factors in the design of data storage systems. To achieve higher performance, recently storage system designers use DRAM-based buffers. The volatility of DRAM brings up the possibility of data…

Hardware Architecture · Computer Science 2022-03-01 Mostafa Hadizadeh , Elham Cheshmikhani , Maysam Rahmanpour , Onur Mutlu , Hossein Asadi

Our goal in this dissertation is to provide tools, programming models, and system support for PIM architectures (with a focus on DRAM-based solutions), to ease the adoption of PIM in current and future systems. To this end, we make at least…

Hardware Architecture · Computer Science 2025-08-28 Geraldo F. Oliveira
‹ Prev 1 3 4 5 6 7 10 Next ›