English
Related papers

Related papers: OpenLLM-RTL: Open Dataset and Benchmark for LLM-Ai…

200 papers

Inspired by the recent success of large language models (LLMs) like ChatGPT, researchers start to explore the adoption of LLMs for agile hardware design, such as generating design RTL based on natural-language instructions. However, in…

Machine Learning · Computer Science 2023-11-14 Yao Lu , Shang Liu , Qijun Zhang , Zhiyao Xie

The automatic generation of RTL code (e.g., Verilog) using natural language instructions and large language models (LLMs) has attracted significant research interest recently. However, most existing approaches heavily rely on commercial…

Programming Languages · Computer Science 2025-08-07 Shang Liu , Wenji Fang , Yao Lu , Qijun Zhang , Hongce Zhang , Zhiyao Xie

Large Language Models (LLMs) are gaining popularity for hardware design automation, particularly through Register Transfer Level (RTL) code generation. In this work, we examine the current literature on RTL generation using LLMs and…

Hardware Architecture · Computer Science 2025-07-21 Paul E. Calzada , Zahin Ibnat , Tanvir Rahman , Kamal Kandula , Danyu Lu , Sujan Kumar Saha , Farimah Farahmandi , Mark Tehranipoor

Large Language Models (LLMs) have demonstrated potential in assisting with Register Transfer Level (RTL) design tasks. Nevertheless, there remains to be a significant gap in benchmarks that accurately reflect the complexity of real-world…

Machine Learning · Computer Science 2024-05-28 Ahmed Allam , Mohamed Shalan

The coding capabilities of large language models (LLMs) have opened up new opportunities for automatic statistical analysis in machine learning and data science. However, before their widespread adoption, it is crucial to assess the…

Applications · Statistics 2025-02-26 Xinyi Song , Lina Lee , Kexin Xie , Xueying Liu , Xinwei Deng , Yili Hong

The rapid progress of artificial intelligence increasingly relies on efficient integrated circuit (IC) design. Recent studies have explored the use of large language models (LLMs) for generating Register Transfer Level (RTL) code, but…

Artificial Intelligence · Computer Science 2026-01-06 Yao Lu , Shang Liu , Hangan Zhou , Wenji Fang , Qijun Zhang , Zhiyao Xie

As IC design grows more complex, automating comprehension and documentation of RTL code has become increasingly important. Engineers currently should manually interpret existing RTL code and write specifications, a slow and error-prone…

Hardware Architecture · Computer Science 2025-12-02 Hung-Ming Huang , Yu-Hsin Yang , Fu-Chieh Chang , Yun-Chia Hsu , Yin-Yu Lin , Ming-Fang Tsai , Chun-Chih Yang , Pei-Yuan Wu

As hardware design complexity escalates, there is an urgent need for advanced automation in electronic design automation (EDA). Traditional register transfer level (RTL) design methods are manual, time-consuming, and prone to errors. While…

Programming Languages · Computer Science 2025-05-21 Mohammad Akyash , Kimia Azar , Hadi Kamali

Large language models (LLMs) have demonstrated significant potential in automating hardware synthesis, yet substantial barriers remain for industrial-scale, datapath-centric designs due to ambiguous specifications and a lack of formal…

Hardware Architecture · Computer Science 2026-03-11 Kezhi Li , Min Li , Xiangyu Wen , Shibo Zhao , Jieying Wu , Junhua Huang , Qiang Xu

Large Language Models (LLMs) are computational models capable of performing complex natural language processing tasks. Leveraging these capabilities, LLMs hold the potential to transform the entire hardware design stack, with predictions…

Artificial Intelligence · Computer Science 2024-09-19 Mubashir ul Islam , Humza Sami , Pierre-Emmanuel Gaillardon , Valerio Tenace

Automating hardware design could obviate a significant amount of human error from the engineering process and lead to fewer errors. Verilog is a popular hardware description language to model and design digital systems, thus generating…

Programming Languages · Computer Science 2022-12-22 Shailja Thakur , Baleegh Ahmad , Zhenxing Fan , Hammond Pearce , Benjamin Tan , Ramesh Karri , Brendan Dolan-Gavitt , Siddharth Garg

Recent advances in Large Language Models (LLMs) have sparked growing interest in applying them to Electronic Design Automation (EDA) tasks, particularly Register Transfer Level (RTL) code generation. While several RTL datasets have been…

Hardware Architecture · Computer Science 2025-08-26 Anjiang Wei , Huanmi Tan , Tarun Suresh , Daniel Mendoza , Thiago S. F. X. Teixeira , Ke Wang , Caroline Trippel , Alex Aiken

Recent advances in large language models (LLMs) have demonstrated strong performance in generating code for general-purpose programming languages. However, their potential for hardware description languages (HDLs), such as SystemVerilog,…

Hardware Architecture · Computer Science 2025-07-16 Arnav Sheth , Ivaxi Sheth , Mario Fritz

Neural networks are increasingly used to support decision-making. To verify their reliability and adaptability, researchers and practitioners have proposed a variety of tools and methods for tasks such as NN code verification, refactoring,…

Machine Learning · Computer Science 2026-02-05 Nadia Daoudi , Jordi Cabot

Recent advances in large language models (LLMs) have enabled near-human performance on software coding benchmarks, but their effectiveness in RTL code generation remains limited due to the scarcity of high-quality training data. While prior…

Hardware Architecture · Computer Science 2025-07-17 Chenhui Deng , Yun-Da Tsai , Guan-Ting Liu , Zhongzhi Yu , Haoxing Ren

The automatic generation of Verilog code using Large Language Models (LLMs) has garnered significant interest in hardware design automation. However, existing benchmarks for evaluating LLMs in Verilog generation fall short in replicating…

Machine Learning · Computer Science 2025-07-23 Pengwei Jin , Di Huang , Chongxiao Li , Shuyao Cheng , Yang Zhao , Xinyao Zheng , Jiaguo Zhu , Shuyi Xing , Bohan Dou , Rui Zhang , Zidong Du , Qi Guo , Xing Hu

The application of large-language models (LLMs) to digital hardware code generation is an emerging field, with most LLMs primarily trained on natural language and software code. Hardware code like Verilog constitutes a small portion of…

Hardware Architecture · Computer Science 2025-02-05 Nathaniel Pinckney , Christopher Batten , Mingjie Liu , Haoxing Ren , Brucek Khailany

The increasing popularity of large language models (LLMs) has paved the way for their application in diverse domains. This paper proposes a benchmarking framework tailored specifically for evaluating LLM performance in the context of…

Machine Learning · Computer Science 2023-12-12 Mingjie Liu , Nathaniel Pinckney , Brucek Khailany , Haoxing Ren

Recently, large language models (LLMs) have demonstrated excellent performance, inspiring researchers to explore their use in automating register transfer level (RTL) code generation and improving hardware design efficiency. However, the…

Computation and Language · Computer Science 2025-04-24 Peiyang Wu , Nan Guo , Xiao Xiao , Wenming Li , Xiaochun Ye , Dongrui Fan

Despite limited success in large language model (LLM)-based register-transfer-level (RTL) code generation, the root causes of errors remain poorly understood. To address this, we conduct a comprehensive error analysis, finding that most…

Hardware Architecture · Computer Science 2026-02-03 Jiazheng Zhang , Cheng Liu , Long Cheng , Xiaowei Li , Huawei Li
‹ Prev 1 2 3 10 Next ›