English
Related papers

Related papers: Block-Wise Mixed-Precision Quantization: Enabling …

200 papers

Low-bit quantized neural networks are of great interest in practical applications because they significantly reduce the consumption of both memory and computational resources. Binary neural networks are memory and computationally efficient…

Machine Learning · Computer Science 2022-05-20 Anton Trusov , Elena Limonova , Dmitry Nikolaev , Vladimir V. Arlazarov

In this paper, we propose StruM, a novel structured mixed-precision-based deep learning inference method, co-designed with its associated hardware accelerator (DPU), to address the escalating computational and memory demands of deep…

Hardware Architecture · Computer Science 2025-05-20 Michael Wu , Arnab Raha , Deepak A. Mathaikutty , Martin Langhammer , Engin Tunali , Daksha Sharma

Diffusion models have achieved significant visual generation quality. However, their significant computational and memory costs pose challenge for their application on resource-constrained mobile devices or even desktop GPUs. Recent…

Computer Vision and Pattern Recognition · Computer Science 2024-05-31 Tianchen Zhao , Xuefei Ning , Tongcheng Fang , Enshu Liu , Guyue Huang , Zinan Lin , Shengen Yan , Guohao Dai , Yu Wang

As the machine learning and systems communities strive to achieve higher energy-efficiency through custom deep neural network (DNN) accelerators, varied bit precision or quantization levels, there is a need for design space exploration…

Hardware Architecture · Computer Science 2022-05-27 Ahmet Inci , Siri Garudanagiri Virupaksha , Aman Jain , Venkata Vivek Thallam , Ruizhou Ding , Diana Marculescu

Recent advances in deep neural network demand more than millions of parameters to handle and mandate the high-performance computing resources with improved efficiency. The cross-bar array architecture has been considered as one of the…

Emerging Technologies · Computer Science 2020-08-24 Youngseok Kim , Seyoung Kim , Chun-chen Yeh , Vijay Narayanan , Jungwook Choi

As Large Language Models (LLMs) scale, weight-only quantization (W4A16: 4-bit weights, 16-bit activations) becomes critical for reducing memory footprint with minimal accuracy loss. However, its efficient deployment on Huawei's Ascend 910…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-03-04 Yuanhong He , Peiyu Niu , Jun Chen , Chenchen Zhang , Chao Yang

Deep neural networks (DNNs) are powerful for cognitive tasks such as image classification, object detection, and scene segmentation. One drawback however is the significant high computational complexity and memory consumption, which makes…

Computer Vision and Pattern Recognition · Computer Science 2024-09-26 Yongqi Xu , Yujian Lee , Gao Yi , Bosheng Liu , Yucong Chen , Peng Liu , Jigang Wu , Xiaoming Chen , Yinhe Han

Recently, RRAM-based Binary Neural Network (BNN) hardware has been gaining interests as it requires 1-bit sense-amp only and eliminates the need for high-resolution ADC and DAC. However, RRAM-based BNN hardware still requires…

Neural and Evolutionary Computing · Computer Science 2019-04-16 Yulhwa Kim , Hyungjun Kim , Jae-Joon Kim

The deployment of deep neural networks on resource-constrained devices relies on quantization. While static, uniform quantization applies a fixed bit-width to all inputs, it fails to adapt to their varying complexity. Dynamic,…

Machine Learning · Computer Science 2026-03-24 Hazem Hesham Yousef Shalby , Fabrizio Pittorino , Francesca Palermo , Diana Trojaniello , Manuel Roveri

Processing-In-Memory (PIM) accelerators have the potential to efficiently run Deep Neural Network (DNN) inference by reducing costly data movement and by using resistive RAM (ReRAM) for efficient analog compute. Unfortunately, overall PIM…

Hardware Architecture · Computer Science 2023-04-18 Tanner Andrulis , Joel S. Emer , Vivienne Sze

Efficient deployment of large language models (LLMs) requires extreme quantization, forcing a critical trade-off between low-bit efficiency and performance. Residual binarization enables hardware-friendly, matmul-free inference by stacking…

Artificial Intelligence · Computer Science 2026-05-19 Youngcheon You , Banseok Lee , Minseop Choi , Seonyoung Kim , Hyochan Chong , Changdong Kim , Youngmin Kim , Dongkyu Kim

Convolutional Neural Networks (CNNs), a prominent type of Deep Neural Networks (DNNs), have emerged as a state-of-the-art solution for solving machine learning tasks. To improve the performance and energy efficiency of CNN inference, the…

Hardware Architecture · Computer Science 2024-08-06 Rachmad Vidya Wicaksana Putra , Muhammad Abdullah Hanif , Muhammad Shafique

Processing-in-memory (PIM) is a promising computing paradigm to tackle the "memory wall" challenge. However, PIM system-level benefits over traditional von Neumann architecture can be reduced when the memory array cannot fully store all the…

Hardware Architecture · Computer Science 2025-03-03 Peilin Chen , Xiaoxuan Yang

Data format innovations have been critical for machine learning (ML) scaling, which in turn fuels ground-breaking ML capabilities. However, even in the presence of low-precision formats, model weights are often stored in both high-precision…

Hardware Architecture · Computer Science 2023-11-10 Mohamed Assem Ibrahim , Shaizeen Aga , Ada Li , Suchita Pati , Mahzabeen Islam

Digital computing-in-memory (DCIM) has emerged as a promising solution for large language model (LLM) acceleration by minimizing data transfers between external DRAM and on-chip accelerators while maintaining high precision for superior…

Hardware Architecture · Computer Science 2026-05-01 Yan-Cheng Guo , Tian-Sheuan Chang , Jian-Wei Su

Neural network accelerators have been widely applied to edge devices for complex tasks like object tracking, image recognition, etc. Previous works have explored the quantization technologies in related lightweight accelerator designs to…

Hardware Architecture · Computer Science 2026-02-27 Yuhao Liu , Salim Ullah , Akash Kumar

The deployment of Quantized Neural Networks (QNN) on advanced microcontrollers requires optimized software to exploit digital signal processing (DSP) extensions of modern instruction set architectures (ISA). As such, recent research…

Hardware Architecture · Computer Science 2020-07-16 Nazareno Bruschi , Angelo Garofalo , Francesco Conti , Giuseppe Tagliavini , Davide Rossi

Processing-In-Memory (PIM) architectures offer a promising approach to accelerate Graph Neural Network (GNN) training and inference. However, various PIM devices such as ReRAM, FeFET, PCM, MRAM, and SRAM exist, with each device offering…

Compute-in-memory (CiM)-based binary neural network (CiM-BNN) accelerators marry the benefits of CiM and ultra-low precision quantization, making them highly suitable for edge computing. However, CiM-enabled crossbar (Xbar) arrays are…

Hardware Architecture · Computer Science 2024-12-05 Akul Malhotra , Sumeet Kumar Gupta

As the machine learning and systems communities strive to achieve higher energy-efficiency through custom deep neural network (DNN) accelerators, varied precision or quantization levels, and model compression techniques, there is a need for…

Hardware Architecture · Computer Science 2022-07-01 Ahmet Inci , Siri Garudanagiri Virupaksha , Aman Jain , Ting-Wu Chin , Venkata Vivek Thallam , Ruizhou Ding , Diana Marculescu